

T-46-23-05

4028757 GOLDSTAR TECHNOLOGY INC.

04E 01895 D

# GD4720B/GD4720BX

## 256-BIT RANDOM ACCESS MEMORY WITH 3-STATE OUTPUTS

**DESCRIPTION** — The 4720B/4720BX is a 256-Bit Random Access Memory with 3-State Outputs. It has a Data Input (D), eight Address Inputs ( $A_0$ - $A_7$ ), an active HIGH Write Enable Input (WE), an active LOW Chip Select Input ( $\overline{CS}$ ), an active HIGH 3-State Output (Q) and an active LOW 3-State Output ( $\overline{Q}$ ). Information on the Data Input (D) is written into the memory location selected by the Address Inputs ( $A_0$ - $A_7$ ) when the Chip Select Input ( $\overline{CS}$ ) is LOW and the Write Enable Input (WE) is HIGH. Under these conditions, the device is transparent, i.e., the data input is reflected at the True and Complementary Outputs (Q,  $\overline{Q}$ ). Information is read from the memory location selected by the Address Inputs ( $A_0$ - $A_7$ ) while the Chip Select ( $\overline{CS}$ ) and the Write Enable (WE) Inputs are LOW. The Q Output is the information written into the memory,  $\overline{Q}$  is its complement. When the Chip Select Input ( $\overline{CS}$ ) is HIGH, both outputs (Q,  $\overline{Q}$ ) are held in the high impedance OFF state. This allows other 3-State outputs to be wired together in a bus arrangement. The 4720B/4720BX offers fully static operation.


The 4720B is specified to operate over a power supply voltage range of 4.5 to 12.5 V. The 4720BX is specified to operate over a power supply voltage range of 3 to 15 V.

- 3-STATE OUTPUTS
- ORGANIZATION — 256 WORDS X 1-BIT
- ON-CHIP DECODING
- TRUE AND COMPLEMENT OUTPUTS AVAILABLE
- FULLY STATIC
- LOW POWER DISSIPATION
- HIGH SPEED
- TYPICAL HOLDING VOLTAGE OF 1.5 V


### MODE SELECTION

$\overline{CS}$	WE	Q	$\overline{Q}$	MODE
L	H	Data Written Into Memory	Complement of Data Written Into Memory	Write
L	L	Data Written Into Memory	Complement of Data Written Into Memory	Read
H	X	High Impedance	High Impedance	Inhibit

### BLOCK DIAGRAM




### LOGIC SYMBOL



VDD = Pin 5  
 VSS = Pin 8  
 NC = Pin 4

### CONNECTION DIAGRAM DIP (TOP VIEW)



### PIN NAMES

- $\overline{CS}$  Chip Select Input (Active LOW)
- WE Write Enable Input
- D Data Input
- $A_0$ - $A_7$  Address Inputs
- Q 3-State Output (Active HIGH)
- $\overline{Q}$  3-State Output (Active LOW)

**NOTE:**  
The SO Package has the same pin-outs (Connection Diagram) as the Dual In-line Package.

GS CMOS · GD4720B/GD4720BX

DC CHARACTERISTICS:  $V_{DD}$  as shown,  $V_{SS} = 0\text{ V}$  (See Note 1)

SYMBOL	PARAMETER	LIMITS									UNITS	TEMP	TEST CONDITIONS	
		$V_{DD} = 5\text{ V}$			$V_{DD} = 10\text{ V}$			$V_{DD} = 15\text{ V}$						
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX				
IOZH	Output OFF Current, HIGH	XC								1.6	$\mu\text{A}$	MIN, 25°C MAX	Output Returned to $V_{DD}$ , $\overline{\text{CS}} = V_{DD}$	
		XM								0.4				MIN, 25°C MAX
IOZL	Output OFF Current, LOW	XC								-1.6	$\mu\text{A}$	MIN, 25°C MAX		Output Returned to $V_{SS}$ , $\overline{\text{CS}} = V_{DD}$
		XM								-0.4				
IDD	Quiescent Power Supply Current	XC		20		40				80	$\mu\text{A}$	MIN, 25°C MAX	All inputs at 0 V or $V_{DD}$	
		XM		150		300				600				
				5		10			20	$\mu\text{A}$	MIN, 25°C MAX			
				150		300			600					

AC CHARACTERISTICS AND SET-UP REQUIREMENTS:  $V_{DD}$  as shown,  $V_{SS} = 0\text{ V}$ ,  $T_A = 25^\circ\text{C}$  (See Note 2)

SYMBOL	PARAMETER	LIMITS									UNITS	TEST CONDITIONS	
		$V_{DD} = 5\text{ V}$			$V_{DD} = 10\text{ V}$			$V_{DD} = 15\text{ V}$					
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
t <sub>PLH</sub>	READ MODE Propagation Delay, Address to Output		250	500		95	190		68	136	ns	(R <sub>L</sub> = 1 kΩ to V <sub>SS</sub> ) (R <sub>L</sub> = 1 kΩ to V <sub>DD</sub> ) (R <sub>L</sub> = 1 kΩ to V <sub>SS</sub> ) (R <sub>L</sub> = 1 kΩ to V <sub>DD</sub> )	
t <sub>PHL</sub>	Enable Time, $\overline{\text{CS}}$ to Output		30	60		15	30		11	22			
t <sub>PZH</sub>	Disable Time, $\overline{\text{CS}}$ to Output		25	50		15	30		11	22			
t <sub>PZL</sub>	Output Transition Time		75	150		35	70		25	50			
t <sub>PHZ</sub>	WRITE MODE Propagation Delay, WE to Output		250	500		100	200		65	130	ns		
t <sub>PLZ</sub>	Minimum WE Pulse Width	240	120		110	55		80	40				
t <sub>wWE</sub>	Set-Up Time, D to WE	80	40		38	19		28	14		ns		C <sub>L</sub> = 50 pF, R <sub>L</sub> = 200 kΩ Input Transition Times < 20 ns
t <sub>s</sub>	Hold Time, D to WE	40	20		22	11		18	9				
t <sub>s</sub>	Set-Up Time, Address to WE	260	130		130	65		90	45				
t <sub>h</sub>	Hold Time, Address to WE	160	80		80	40		40	20				
t <sub>s</sub>	Set-Up Time, $\overline{\text{CS}}$ to WE	60	30		30	15		20	10				
t <sub>h</sub>	Hold Time, $\overline{\text{CS}}$ to WE	60	30		30	15		20	10				


NOTES:

1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
3. All set-up (t<sub>s</sub>) and hold (t<sub>h</sub>) times are measured with minimum write enable pulse width (t<sub>wWE</sub>).

GS CMOS · GD4720B/GD4720BX


SWITCHING WAVEFORMS

READ MODE



$\overline{CS}$  TO OUTPUT ENABLE AND DISABLE TIMES

WRITE MODE



MINIMUM PULSE WIDTH FOR WE AND SET-UP AND HOLD TIMES, D TO WE,  $A_n$  TO WE, AND  $\overline{CS}$  TO WE

Note: Set-up and Hold Times are shown as positive values but may be specified as negative values.