

BIPOLAR HIGH-SPEED 8-BIT FLASH A/D CONVERTER

DESCRIPTION

The TS 8358 is a monolithic bipolar 8-bit parallel flash analog-to-digital converter designed for applications requiring very high-speed conversion.

The TS 8358 uses 256 parallel comparators to digitize fast moving analog input signals without external sample-and-hold circuits or input buffers.

With encode rates up to 150 MHz, the TS 8358 is specified to operate from commercial to military temperature range with an analog input frequency of 50 MHz, making it ideal for a variety of applications and environments.



The TS 8358 is packaged in hermetic ceramic 24-pin DIL configuration but also available in die form.

MAIN FEATURES

- 8-bit resolution.
- 150 MHz sampling rate.
- Excellent SNR.
- Low power : 0.85 W.
- Dual power supply : 5 V and -5.2 V.
- -55°C / +125°C specified.
- Guaranteed monotonicity.
- High slew rate of input stages.
- Compatible with ECL 10 K.
- No sample & hold required.
- Evaluation board : TSEV 8366/58.
- Pin to pin compatible with SDA 8010.

APPLICATIONS

- Military systems.
- Radar pulse analysis.
- Video digitizing.
- Image processing.
- Medical imaging.
- High-energy physics.
- X-Ray and ultrasound imaging.
- Communication/signal intelligence.



ABSOLUTE MAXIMUM RATINGS (Note 1)

| Parameter | Symbol | Value | Unit |
|---|--------------------------|------------------|------|
| Positive supply voltages (Note 2) | AV_{CC}, DV_{CC} | +4 to +6 | V |
| Negative supply voltages (Note 2) | AV_{EE}, DV_{EE} | -6.2 to -4.2 | V |
| Upper reference voltage | $+V_{REF}, +V_{REFS}$ | +0.3 | V |
| Midpoint reference current | $I(1/2 V_{REF})$ | 5 | mA |
| Lower reference voltage | $-V_{REF}, -V_{REFS}$ | -3 | V |
| Reference voltage range | $+V_{REF}$ to $-V_{REF}$ | 3.2 | V |
| Analog input (Note 2) | V_{IN} | -3 to +0.3 | V |
| Digital input voltage (Note 2) | $CLK1, CLK2$ | V_{EE} to +0.3 | V |
| Digital output currents | I_D | 30 | mA |
| Junction temperature | T_j | 175 | °C |
| Storage temperature | T_{stg} | -65 to +150 | °C |
| Operating temperature range | T_{case} | -55 to +125 | °C |
| Lead temperature (soldering 10 s) | T_{leads} | +260 | °C |
| Maximum difference between negative supply | AV_{EE} to DV_{EE} | ±0.5 | V |
| Maximum difference between positive supply | AV_{CC} to DV_{CC} | ±0.5 | V |
| Note 1 : Absolute maximum ratings are limiting values applied individually while other parameters are within specified operating conditions. Long exposure to maximum rating may affect device reliability. | | | |
| Note 2 : With respect to AGND = DGND. | | | |

USER WARNING

The power supplies must be applied before all the other signals to damage from occurring on the devices.

To prevent reliability problem and dynamic performance damage, high speed transition on power supply must be avoided.



SPECIFICATIONS

Electrical operating characteristics

 $V_{CC} = \dot{V}_{CC} = +5\text{ V}$; $A_{VEE} = DV_{EE} = -5.2\text{ V}$; $R_L = 100\ \Omega$ to -2 V ; $T_C = 25^\circ\text{C}$ (unless otherwise specified)

| Parameter | T _{case} | Test level | TS 8358B | | | TS 8358A | | | Unit |
|-----------------------------------|-------------------|------------|---|------------------|--------------|---|------------------|--------------|---------------------------|
| | | | Min. | Typ. | Max. | Min. | Typ. | Max. | |
| RESOLUTION | | | 8 | | | 8 | | | Bits |
| DIGITAL INPUTS AND OUTPUTS | | | | | | | | | |
| Logic compatibility | | | | ECL 10K | | | ECL 10K | | |
| Clock inputs | | | | | | | | | |
| • Logic «0» voltage | full | IV | | | -1.5 | | | -1.5 | V |
| • Logic «1» voltage | full | IV | -1.1 | | | -1.1 | | | V |
| Output data | | | | | | | | | |
| • Logic «0» voltage (Note 1) | full | II, D | | | -1.5 | | | -1.5 | V |
| • Logic «1» voltage (Note 2) | full | II, D | -1.1 | | | -1.1 | | | V |
| • Output delay (Note 3) | | IV | | 7 | | | 7 | | ns |
| MAXIMUM CLOCK FREQUENCY | | III | 125 | 150 | | 125 | 150 | | MHz |
| ANALOG INPUT | | | | | | | | | |
| Voltage range | | V | | V _{REF} | | | V _{REF} | | V |
| Input capacitance | | IV | | 20 | | | 20 | | pF |
| Input resistance | | V | | 10 | | | 10 | | k Ω |
| Analog bandwidth (Note 4) | | V | | 150 | | | 150 | | MHz |
| REFERENCE INPUT | | | | | | | | | |
| Differential reference voltage | | I, D | | 2 | 3 | | 2 | 3 | V |
| Reference ladder resistance | full | I, D II | 50 40 | 85 | 120 140 | 50 40 | 85 | 120 140 | Ω Ω |
| POWER REQUIREMENTS | | | | | | | | | |
| Power supply | | | | | | | | | |
| • Positive supply | full | I, D II | 4.5 4.5 | 5 5 | 5.5 5.5 | 4.5 4.5 | 5 5 | 5.5 5.5 | V V |
| • Negative supply | | I, D II | -5.7 -5.7 | -5.2 -5.2 | -4.7 -4.7 | -5.7 -5.7 | -5.2 -5.2 | -4.7 -4.7 | V V |
| Power dissipation (Note 5) | | | | | | | | | |
| • Positive supply | full | I, D II | | 525 | 725 800 | | 525 | 725 800 | mW mW |
| • Negative supply | full | I, D II | | 310 | 390 430 | | 310 | 390 430 | mW mW |
| THERMAL RESISTANCE | | V | | | | | | | |
| Junction-to-ambient (still air) | | | | 45 | | | 45 | | $^\circ\text{C}/\text{W}$ |
| Junction-to-case | | | | 5 | | | 5 | | $^\circ\text{C}/\text{W}$ |
| ACCURACY (Note 6) | | | | | | | | | |
| Differential nonlinearity | full | I, D II | | 0.4 | 0.5 0.75 | | 0.6 | 0.75 0.9 | LSB LSB |
| Integral nonlinearity | full | I, D II | | 0.4 | 0.5 0.75 | | 0.6 | 0.75 0.9 | LSB LSB |
| Monotonicity and no missing codes | full | IV | Guaranteed over specified temperature range | | | Guaranteed over specified temperature range | | | |

SPECIFICATIONS (Continued)

Electrical operating characteristics

$AV_{CC} = DV_{CC} = +5V$; $AV_{EE} = DV_{EE} = -5.2V$; $R_L = 100\Omega$ to $-2V$; $T_C = 25^\circ C$ (unless otherwise specified)

| Parameter | Test level | TS 8358B | | | TS 8358A | | | Unit |
|---|------------|----------|------|------|----------|------|------|------|
| | | Min. | Typ. | Max. | Min. | Typ. | Max. | |
| DYNAMIC CHARACTERISTICS (Note 7) | | | | | | | | |
| Signal to noise ratio | | | | | | | | |
| $F_S = 125\text{ MHz}$ $F_{in} = 1\text{ MHz}$ | III | 44.5 | 46.9 | | 44.5 | 46.9 | | dB |
| $F_S = 125\text{ MHz}$ $F_{in} = 20\text{ MHz}$ | III | 39.7 | 42.7 | | 39.7 | 42.7 | | dB |
| $F_S = 70\text{ MHz}$ $F_{in} = 35\text{ MHz}$ | III | 36.7 | 39.1 | | 36.7 | 39.1 | | dB |
| $F_S = 10\text{ MHz}$ $F_{in} = 1.5\text{ MHz}$ | D | | | | 43.9 | 45 | | dB |
| Total harmonic distortion | | | | | | | | |
| $F_S = 125\text{ MHz}$ $F_{in} = 1\text{ MHz}$ | III | 48 | 54 | | 48 | 54 | | dB |
| $F_S = 125\text{ MHz}$ $F_{in} = 20\text{ MHz}$ | III | 39.7 | 46 | | 39.7 | 46 | | dB |
| $F_S = 70\text{ MHz}$ $F_{in} = 35\text{ MHz}$ | III | 36.7 | 42 | | 36.7 | 42 | | dB |
| $F_S = 10\text{ MHz}$ $F_{in} = 1.5\text{ MHz}$ | D | | | | 48 | 53 | | dB |
| Number of effective bits | | | | | | | | |
| $F_S = 125\text{ MHz}$ $F_{in} = 1\text{ MHz}$ | III | 7.1 | 7.5 | | 7.1 | 7.5 | | Bits |
| $F_S = 125\text{ MHz}$ $F_{in} = 20\text{ MHz}$ | III | 6.3 | 6.8 | | 6.3 | 6.8 | | Bits |
| $F_S = 70\text{ MHz}$ $F_{in} = 35\text{ MHz}$ | III | 5.8 | 6.2 | | 5.8 | 6.2 | | Bits |
| $F_S = 10\text{ MHz}$ $F_{in} = 1.5\text{ MHz}$ | D | | | | 7 | 7.2 | | Bits |
| Aperture uncertainty | V | | 15 | | | 15 | | ps |

Note 1 : With $I_{OUT} = 2\text{ mA}$.

Note 2 : With $I_{OUT} = 12\text{ mA}$.

Note 3 : See timing diagram.

Note 4 : The analog input frequency at which the spectral power of the fundamental frequency (as determined by FFT analysis) is reduced by 3 dB.

Note 5 : $F_S = 10\text{ MHz}$ $F_{in} = 1.5\text{ MHz}$.

Note 6 : Histogram based on sampling of 1.5 MHz sinusoidal analog signal with an encode rate of 10 MHz.

Note 7 : Dynamic measurements are performed with an analog input signal 1 dB below full scale.

| EXPLANATION OF TEST LEVELS | |
|----------------------------|---|
| Test level | |
| I | 100 % production tested. |
| II | 100 % production tested at $+25^\circ C$, and sample tested at specified temperature |
| III | Sample tested only. |
| IV | Parameter is guaranteed by design and characterization testing. |
| V | Parameter is a typical value only. |
| D | 100 % probe tested on wafer at $T_{amb} = +25^\circ C$. (based on A version only). |

FUNCTIONAL BLOCK DIAGRAM




Figure 1

SWITCHING PERFORMANCES (Notes 1 to 3)

| Parameter | Symbol | Typ. | Unit |
|--|--------|------|------|
| Min period of $CLK1$ ($CLK2$) | $1/FS$ | 6.6 | ns |
| Min clock pulse width (low) of $CLK1$ | $TC1$ | 3.3 | ns |
| Min clock pulse width (low) of $CLK2$ | $TC2$ | 3.3 | ns |
| Hold time of $CLK2/CLK1$ | $TH2$ | 0 | ns |
| Set-up time of $CLK2/CLK1$ | $TS2$ | 0 | ns |
| Propagation delay between $CLK1$ and outputs | TD | 7 | ns |
| Output validity time | TV | 4 | ns |

Note 1: Outputs terminated through $100\ \Omega$ to $-2\ V$. $C_{load} < 10\ pF$, clock command rise/fall time should be less than $2\ ns$ in normal operating.

Note 2: See definitions of terms.

Note 3: $AV_{EE} = DV_{EE} = -5.2\ V$; $AV_{CC} = DV_{CC} = +5\ V$; $+V_{REF} = +0\ V$; $-V_{REF} = -2\ V$.



FUNCTIONAL BLOCK DIAGRAM




Figure 2

PIN DESCRIPTION

| Pin | Symbol | Function | Description | |
|-----|----------|----------------------------------|------------------------------|---|
| DIL | | | | |
| 1 | AVEE | Negative analog supply | ECL 10 K level compatibility | |
| 2 | AGND | Analog ground | | |
| 3 | AVCC | Positive analog supply | | |
| 4 | CLK1 | Clock input | | |
| 5 | +VREF | Positive reference voltage input | | |
| 6 | +VREFS | Positive reference voltage sense | | |
| 7 | VIN | Analog input | | |
| 8 | VIN | Analog input | | |
| 9 | 1/2 VREF | Reference midpoint | | Access to the midpoint tap on the resistance ladder |
| 10 | -VREF | Negative reference voltage input | | |
| 11 | -VREFS | Negative reference voltage sense | | |
| 12 | CLK2 | Clock input | | ECL 10 K level compatibility |
| 13 | DVEE | Negative digital supply | | ECL 10 K level compatibility |
| 14 | DVCC | Positive digital supply | | |
| 15 | DGND | Digital ground | | |
| 16 | D1 | Digital data output (LSB) | | |
| 17 | D2 | Digital data output | | |
| 18 | D3 | Digital data output | | |
| 19 | D4 | Digital data output | | |
| 20 | D5 | Digital data output | | |
| 21 | D6 | Digital data output | | |
| 22 | D7 | Digital data output | | |
| 23 | D8 | Digital data output (MSB) | | |
| 24 | EGND | Digital output ground | | |

2



THEORY OF OPERATION

The block diagram (see page 6) shows a conventional flash converter structure. This architecture enables very high-speed operation, without external sample and hold.

The analog input signal is fed to all comparators, and is compared to a set of 256 reference levels (8 bits + overflow), derived from a resistor ladder network.

Midpoint tap ($1/2 V_{REF}$) of the reference ladder is provided for linearity adjustment or transfer function modification.

A set of 256 AND latches following the comparator array indicates the appropriate quantization level of the analog input signal. An encoder stage provides output data in binary code, followed by high-speed ECL buffers.

APPLICATIONS

User warning

The power supplies must be applied before all the other signals to prevent damage from occurring on the device.

Functional description

The TS 8358 operates with analog input signals varying between $\pm V_{REF}$ reference voltages, (Nominally $+V_{REF} = 0V$, $-V_{REF} = -2V$), applied across an internal resistor ladder.

Maximum differential Reference voltage is 3V, so external reference generator circuit must limit the voltage to this value, to avoid permanent damage caused to the TS 8358 by excessive current densities.

Offset errors caused by input ($\pm V_{REF}$) access resistances can be cancelled using voltage sense lines ($\pm V_{REFS}$ pins). (Maximum sense current : $< 1mA$).

The typical input capacitance of the TS 8358 is 20 pF, which can be driven directly by most 50 Ω signal sources ; otherwise it needs simple buffering requirements.

Full logic ECL input clock signals are recommended for the TS 8358, with fast rise and fall times (500 ps), especially when digitizing high-frequency input waveforms.

Although the TS 8358 is designed and tested to operate with a 50 % clock cycle, dynamic performance at high data rates can be improved by changing the specified clock duty cycle.

Output datas are ECL 10K logic compatible.

The overflow bit (OVFL) turns to ECL logic 1 when input signal exceeds $+V_{REFS}$ sense voltage, and output datas (D1 to D6) are set to ECL logic 0.

Timing

Output Data changes on rising edge of clock signal, (CLK1), (Comparators in latch mode), after output propagation delay TD (typ. = 7 ns). Output Data should be latched on falling edge of Clock signal (CLK1), after tracking of output propagation delay, by external delayed clock signal.

Packaging

The TS 8358 is mounted in ceramic 24-pin DIL package.

Sockets may be used for prototype evaluation, but should be avoided afterwards, because it leads to limitations of TS 8358 dynamic performance, and increased decoupling difficulties.

TYPICAL EVALUATION CIRCUIT (see page 9)

Designs involving the TS 8358 must follow a few precautions to ensure optimum performance. The following design suggestions are essentially meant to avoid many of the high-speed design problems.

Multilayer printed circuit board is recommended, because it enables compact implementation and allows easy design of low impedance continuous Supply and Ground planes.

All ground pins should be connected to the ground plane as close to the package as possible.

Proper supply decoupling by high resonant frequency chip capacitors close to the device, and high quality tantalum capacitor at each power supply incoming, is especially recommended.

The length of digital input/output signal paths should be matched and kept short, to avoid propagation delay mismatches, increased output bits time skew, and over or undershoot caused by reflections.

So long as propagation delay along the line is shorter than digital signal rise or fall time, the reflection has little effect on the waveform.

However, if long interconnection lengths cannot be avoided, proper design of transmission line impedance with adapted ECL termination loads has to be observed.

Chip resistors (100 Ω to $-2V$) are recommended for ECL pulldown output terminations.

50 Ω impedance microstrip line with 50 Ω termination chip resistors should be used to drive analog and clock input pins. (Pins 7, 8, 4, 12).

High-speed ECL quad latches should be used to extend the validity time of the digital outputs and simplify their acquisition.

TYPICAL EVALUATION CIRCUIT




Figure 3

TYPICAL PERFORMANCE CURVES




Figure 4 : I_{CC} vs. temperature.




Figure 5 : I_{EE} vs. temperature.




Figure 6 : Differential non linearity.




Figure 7 : Integral non linearity.




Figure 8 : Differential and Integral nonlinearity vs. sampling rate.




Figure 9 : Distortion 2nd and 3rd harmonics vs. sampling rate.




Figure 10 : Distortion 2nd and 3rd harmonics vs. input frequency.




Figure 11 : Number of effective bits vs. sampling rate.




Figure 12 : Number of effective bits vs. clock frequency




Figure 13 : Reconstructed waveform
 $F_C = 2 \text{ MHz}$ $F_{IN} = 1 \text{ MHz}$




Figure 14: Reconstructed waveform
 $F_S = 80 \text{ MHz}$, $F_{IN} = 40 \text{ MHz}$.




Figure 15: 1024 point FFT of TS 8358 output at 10 MHz sampling rate, 1 MHz input frequency.




Figure 16: 1024 point FFT of TS 8358 output at 120 MHz sampling rate, 1 MHz input frequency.




Figure 17: 1024 point FFT of TS 8358 output at 70 MHz sampling rate, 35 MHz input frequency.

DEFINITION OF TERMS**Signal-to-noise ratio (SNR)**

determined by FFT analysis,

$$\text{SNR} = 10 \cdot \log \left[\frac{P(F_{IN})}{P_n} \right] = 10 \cdot \log \left[\frac{A^2(F_{IN})}{\sum A^2(j)} \right]_{j \neq F_{IN}}$$

with :

- $P(F_{IN})$ spectral power of the input frequency F_{IN} .
- P_n noise power, which is defined as the sum of the powers of all spectral components, except F_{IN} .
- $A(j)$ amplitude of the spectral component of frequency j .

Total harmonic distortion (THD)

determined by FFT analysis,

$$\text{THD} = 10 \cdot \log \left[\frac{P(F_{IN})}{P_{hn}} \right] = 10 \cdot \log \left[\frac{A^2(F_{IN})}{\sum A^2(k \cdot F_{IN})} \right]_{k \in \mathbb{N}^* - \{1\}}$$

with : P_{hn} harmonic noise power, which is defined as the sum of the powers of all harmonics of F_{IN} .

Number of effective bits (N_{eff})

determined by FFT analysis,

$$N_{\text{eff}} = \frac{\text{SNR} - 1.76}{6.02}$$

Gain error (G_e)

$$G_e = \frac{G - G_0}{G_0}$$

with :

- G_0 slope of theoretical straight line of the ADC transfer function.
- G slope of the real best-fit straight line.

Integral nonlinearity (INL)

Measured after trimming the offset and gain errors to zero.

The integral nonlinearity for an output code i , $\text{INL}(i)$, is the difference between the measured input voltage at which the transition occurs and the ideal value of this transition.

The ADC integral nonlinearity INL is the maximum value of all $|\text{INL}(i)|$.

Differential nonlinearity (DNL)

Measured after trimming the offset and gain errors to zero.


The differential nonlinearity for an output code i , $\text{DNL}(i)$, is the difference between the measured step size of code i and the ideal LSB step size.

The ADC differential nonlinearity DNL is the maximum value of all $|\text{DNL}(i)|$.

MECHANICAL PACKAGE DATA

DIL 24 - CERAMIC SIDE BRAZED PACKAGE

Dimensions in mm



DIE MECHANICAL INFORMATION : JTS 8358

Pad layout : V563

Pad size : 0.120×0.120 mm

Die size : 4.030×6.430 mm

Die thickness : $380 \mu\text{m}$


Metallization : Si (Back side)
Al-Si-Ti (Front side)

Passivation : Nitride

Revision : A


Qualification lot package : DIL 24

Back side potential : AVEE




ORDERING INFORMATION

Packaged device



Die form



Note 1 : THOMSON-CSF SEMICONDUCTEURS SPECIFIQUES.

Note 2 : For availability of the different available versions contact your TCS sales office.