

Dual Monolithic Tone Decoder

GENERAL DESCRIPTION

The XR-2567 is a dual monolithic tone decoder of the 567-type that is ideally suited for tone or frequency decoding in multiple-tone communication systems. Each decoder of the XR-2567 can be used independently or both sections can be interconnected for dual operation. The matching and temperature tracking characteristics between decoders on this monolithic chip are superior to those available from two separate tone decoder packages.

The XR-2567 operates over a frequency range of 0.01Hz to 500kHz. Supply voltages can vary from 4.5V to 12V, with internal voltage regulation provided for supplies between 7V and 12V. Each decoder consists of a phase-locked loop (PLL), a quadrature AM detector, a voltage comparator, and a logic compatible output that can sink more than 100mA of load current.

The center frequency of each decoder is set by an external resistor and capacitor which determine the free-running frequency of each PLL. When an input tone is present within the passband of the circuit, the PLL "locks" on the input signal. The logic output, which is normally "high", then switches to a "low" state during this "lock" condition.


FEATURES

- Replaces two 567-type decoders
- Excellent temperature tracking between decoders
- Bandwidth adjustable from 0 to 14%
- Logic compatible outputs with 100mA sink capability
- Center frequency matching (1% typ.)
- Center frequency adjustable from 0.01Hz to 500kHz
- Inherent immunity to false triggering
- Frequency range adjustable over 20:1 range by external resistor.

APPLICATIONS

- Touch-Tone® Decoding
- Sequential Tone Decoding
- Dual-Tone Decoding/Encoding
- Communications Paging
- Ultrasonic Remote-Control and Monitoring
- Full-Duplex Carrier-Tone Transceiver
- Wireless Intercom
- Dual Precision Oscillator
- FSK Generation and Detection

PIN ASSIGNMENT



ABSOLUTE MAXIMUM RATINGS

Power Supply		
with Internal Regulator		14V
without Regulator (Pins 12 and 13 shorted)		10V
Power Dissipation		
Ceramic Package		750mW
Derate Above +25°C		6mW/°C
Plastic Package		625mW/°C
Derate Above +25°C		5.5mW/°C
Storage Temperature		-65°C to +150°C

ORDERING INFORMATION

Part Number	Package	Operating Temperature
XR-2567M	Ceramic	-55°C to +125°C
XR-2567CN	Ceramic	0°C to +70°C
XR-2567CP	Plastic	0°C to +70°C

ELECTRICAL CHARACTERISTICS

Test Conditions: $V_{CC} = +5V$, $T_A = 25^\circ C$, unless otherwise specified. Test circuit of Figure 2, S_1 closed unless otherwise specified.

PARAMETERS	LIMITS			UNITS	CONDITIONS
	MIN	TYP	MAX		
GENERAL					
Supply Voltage Range					
Without Regulator	4.75		7	V_{dc}	See Figure 5, S_1 closed. See Figure 5, S_1 open. See Figure 7,8
With Internal Regulator	6.5		12	V_{dc}	
Supply Current (both decoders)					
Quiescent		12	16	mA	$R_L = 20\text{ k}\Omega$
XR-2567M		14	20	mA	$R_L = 20\text{ k}\Omega$
XR-2567C		22	26	mA	$R_L = 20\text{ k}\Omega$
Activated		24	30	mA	$R_L = 20\text{ k}\Omega$
XR-2567M			15	V	
XR-2567C			-10	V	
Output Voltage				V	
Negative Voltage at Input				V	
Positive Voltage at Input			$V_{CC} + 0.5$	V	
CENTER FREQUENCY (each decoder section)					
Highest Center Frequency	100	500		kHz	
Center Frequency Stability					
Temperature $T_A = 25^\circ C$		35		ppm/ $^\circ C$	See Figure 14
$0^\circ C < T_T < 70^\circ C$ *		± 60		ppm/ $^\circ C$	See Figure 14
$-55^\circ C < T_T < +125^\circ C$ *		± 140		ppm/ $^\circ C$	See Figure 14
Supply Voltage					
Without Regulator					
XR-2567M		0.5	1.0	%/V	$f_o = 100\text{ kHz}$
XR-2567C		0.7	2.0	%/V	$f_o = 100\text{ kHz}$
With Internal Regulator					
XR-2567M		0.05		%/V	$f_o = 100\text{ kHz}$, $V_{CC} = 9V$
XR-2567C		0.1		%/V	$f_o = 100\text{ kHz}$, $V_{CC} = 9V$
DETECTION BANDWIDTH (each decoder section)					
Largest Detection Bandwidth					
XR-2567M	12	14	16	% of f_o	$f_o = 100\text{ kHz}$
XR-2567C	10	14	18	% of f_o	$f_o = 100\text{ kHz}$
Largest Detection Bandwidth Skew					
XR-2567M		1	2	% of f_o	
XR-2567C		1	3	% of f_o	
Largest Detection Bandwidth Variation					
Temperature		± 0.1		%/ $^\circ C$	$V_{IN} = 300\text{ mV rms}$
Supply Voltage		± 2		%/V	$V_{IN} = 300\text{ mV rms}$
INPUT (each decoder section)					
Input Resistance		20		k Ω	
Smallest Detectable Input Voltage		20	25	mV rms	$I_L = 100\text{ mA}$, $f_i = f_o$
Largest No-Output Input Voltage	10	15		mV rms	$I_L = 100\text{ mA}$, $f_i = f_o$
Greatest Simultaneous Outband					
Signal to Inband Signal Ratio		+6		dB	
Minimum Input Signal to Wideband Noise Ratio		-6		dB	Noise BW = 140kHz
OUTPUT (each decoder section)					
Output Saturation Voltage		0.2	0.4	V	$I_L = 30\text{ mA}$, $V_{IN} = 25\text{ mV rms}$
		0.6	1.0	V	$I_L = 100\text{ mA}$, $V_{IN} = 25\text{ mV rms}$
Output Leakage Current		0.01	25	μA	
Fastest ON-OFF Cycling Rate		$f_o/20$			
Output Rise Time		150		ns	$R_L = 50\Omega$
Output Fall Time		30		ns	$R_L = 50\Omega$
MATCHING CHARACTERISTICS					
Center Frequency Matching		1		%	$f_o = 10\text{ kHz}$
Temperature Drift Matching		± 20		ppm/ $^\circ C$	$0^\circ C < T_A < 70^\circ C$
		± 50		ppm/ $^\circ C$	$-55^\circ C < T_A < 125^\circ C$

*These parameters, although guaranteed over the recommended operating conditions, are not 100% tested in production.

The detection band skew is a measure of how accurately the largest detection band is centered about the center frequency, f_o . It is defined as $(f_{max} + f_{min} - 2f_o)/f_o$, where f_{max} and f_{min} are the frequencies corresponding to the edges of the detection band. If necessary, the detection band skew can be reduced to zero by an optional centering adjustment. (See Optional Controls.)

DESCRIPTION OF CIRCUIT CONTROLS

Input (Pins 11 and 14)

The input signal is applied to Pins 14 and/or 11 through a coupling capacitor, C_C . These terminals are internally biased at a dc level 2 volts above ground and they have an input impedance level of approximately 20k Ω .

Timing Resistor R_1 and Capacitor C_1 (Pins 1, 8, 9, and 16)

The center frequency, f_o , of each decoder section is set by a resistor R_1 and a capacitor C_1 . R_{1A} is connected between Pins 1 and 16 in decoder section A, and R_{1B} between Pins 8 and 9 of decoder section B. C_{1A} is connected from Pin 1 to ground, and C_{1B} from Pin 8 to ground, as shown in Figure 4. R_1 and C_1 should be selected for the desired center frequency by the expression $f_o \approx 1/R_1C_1$. For optimum temperature stability, R_1 should be selected such that $2k\Omega \leq R_1 \leq 20k\Omega$, and the R_1C_1 product should have sufficient stability over the projected operating temperature range.

For decoder section A, the oscillator output can be obtained at either Pin 1 or 16. Pin 16 is the oscillator squarewave output which has a magnitude of approximately $V_{CC} - 1.4V$ and an average dc level of $V_{CC}/2$. A 1k Ω load may be driven from this point. The voltage at pin 1 is an exponential triangle waveform with a peak-to-peak amplitude of 1 volt and an average dc level of $V_{CC}/2$. Only high impedance loads should be connected to Pin 1 to avoid disturbing the temperature stability or duty cycle of the oscillator. For section B, Pin 9 is the square-wave output and Pin 8 the exponential triangle waveform output.

Loop Filter, C_2 (Pins 10 and 15)

Capacitors C_{2A} and C_{2B} connected from Pins 15 and 10 to ground are the single-pole, low-pass filters for the PLL portion of decoder sections A and B. The filter time constant is given by $T_2 = R_2C_2$, where R_2 (10k Ω) is the impedance at Pins 10 or 15. The selection of C_2 is determined by the detection bandwidth requirements and input signal amplitude as shown in Figures 10 and 12. One approach is to select an area of operation from the graph and then adjust the input level and value of C_2 accordingly. Or, if the input amplitude variation is known, the required f_oC_2 product can be found to give the desired bandwidth. Constant bandwidth operation requires $V_i > 200mV$ rms. Then, as noted in Figure 10, bandwidth will be controlled solely by the f_oC_2 product. (For additional information, see Optional Controls Section, "Speed of Response" and "Bandwidth Reduction".)

Pins 10 and 15 correspond to the PLL phase detector outputs of sections A and B, respectively. The voltage level at these pins is a linear function of frequency over the range of 0.95 to 1.05 f_o , with a slope of approximately 20mV/% frequency deviation.

Output Filter, C_3 (Pins 2 and 7)

Capacitors C_{3A} and C_{3B} connected from Pins 2 and 7 to ground form low-pass post detection filters for sections A and B respectively. The function of the post detection filter is to eliminate spurious outputs caused by out-of-band signals. The time constant of the filter can be expressed as $T_3 = R_3C_3$, where R_3 (4.7k) is the internal impedance at Pins 2 or 7.




Figure 4. Circuit Connection Diagram

TYPICAL CHARACTERISTICS




Figure 5. Internal Power Dissipation vs. Supply Voltage. Both Units Activated, $R_L = 20\text{ k}$




Figure 8. Total Supply Current vs. Supply Voltage for Operation with Internal Regulator (Pins 12 and 13 Not Connected)




Figure 11. Greatest Number of Cycles Before Output




Figure 14. Frequency Drift with Temperature




Figure 6. Power Supply Dependence of Center Frequency




Figure 9. Largest Detection Bandwidth




Figure 12. Detection Bandwidth as a Function of C_2 and C_3




Figure 7. Total Supply Current vs. Supply Voltage for Operation without Internal Regulator (Pins 12 and 13 Shorted)




Figure 10. Bandwidth vs. Input Signal Amplitude (C_2 in μF)




Figure 13. Bandwidth Variation with Temperature




Figure 15. Temperature Coefficient of Center Frequency (Mean and S.D.)

The precise value of C_3 is not critical for most applications. To eliminate the possibility of false triggering by spurious signals, a minimum value for C_3 is $2C_2$, where C_2 is the loop filter capacitance for the corresponding decoder section. If C_3 is smaller than $2C_2$, then frequencies adjacent to the detection band may switch the output stage "off" and "on" at the beat frequency, or the output may pulse "off" and "on" during the turn-on transient.

If the value of C_3 becomes too large, the turn-on or turn-off time of the output stage will be delayed until the voltage change across C_3 reaches the threshold voltage. In certain applications, this delay may be desirable as a means of suppressing spurious outputs. (For additional information, see Optional Controls Section, "Speed of Response" and "Chatter".)

Logic Output (Pins 3 and 6)

Output terminals 3 and 6 provide a binary logic output when an input signal tone is present within the detection-band of each respective decoder section. The logic outputs are uncommitted "bare-collector" power transistors capable of switching high current loads. The current level at the output is determined by an external load resistor, R_L , connected from V_{CC} to Pins 3 or 6.

When an in-band signal is present, the output transistor at Pins 3 or 6 saturates with a collector voltage less than 1 volt (typically 0.6V) at full rated current of 100mA. If large output voltage swings are needed, R_L can be connected to a supply voltage, V_+ higher than the V_{CC} supply. For safe operation, $V_+ \leq 15$ volts.

Regulator By-Pass (Pin 12)

This pin corresponds to the output of the voltage regulator section. For circuit operation with a supply voltage greater than 7V, Pin 12 should be ac grounded with a by-pass capacitor $\geq 1\mu F$. For circuit operation over a supply voltage range of 4.5 to 7V, the voltage regulator section is not required; Pin 12 should be shorted to V_{CC} .

Ground Terminals (Pins 4 and 5)

To eliminate parasitic interaction, each decoder section has a separate ground terminal. The internal regulator shares a common ground with decoder section A (Pin 4).

Independent ground terminals also allow additional flexibility for split supply operation. Pin 4 can be used as V_- , and Pin 5 as ground, as shown in Figure 16. When the circuit is operated with split supplies, the positive supply should always be $>6V$, and the dc potential across Pins 13 and 14 should not exceed 15 volts.




Figure 16. Split-Supply Operation Using Independent Ground Terminals of Units A and B. Unit A Operates Between V_+ and V_- ; Unit B Operates Between V_+ and Ground

OPTIONAL CONTROLS

Speed of Response

The minimum lock-up time is inversely related to the loop frequency. As the natural loop frequency is lowered, the turn-on transient becomes greater. Thus, maximum operating speed is obtained when the value of capacitor C_2 is minimum. At the instant an input signal is applied, its phase may drive the oscillator away from the incoming frequency rather than toward it. Under this condition, the lock-up transient is in a worst case situation, and the minimum theoretical lock-up time will not be achievable.

The following expressions yield the values of C_2 and C_3 , in microfarads, which allow the maximum operating speeds for various center frequencies. The minimum rate that digital information may be detected without losing information due to turn-on transient or output chatter is about 10 cycles/bit, which corresponds to an information transfer rate of $f_0/10$ baud.

$$C_2 = \frac{130}{f_0}, \quad C_3 = \frac{260}{f_0}$$

XR-2567

In situations where minimum turn-off time is of less importance than fast turn-on, the optional sensitivity adjustment circuit of Figure 17 can be used to bring the quiescent C_3 voltage closer to the threshold voltage. Sensitivity to beat frequencies, noise, and extraneous signals, however, will be increased.




Figure 17. Optional Connections for Sensitivity Control

Chatter

When the value of C_3 is small, the lock transient and ac components at the lock detector output may cause the output stage to move through its threshold more than once, resulting in output chatter.

Although some loads, such as lamps and relays will not respond to chatter, "logic" may interpret chatter as a series of output signals. Chatter can be eliminated by feeding a portion of the output back to the input or, by increasing the size of capacitor C_3 . Generally, the feedback method is preferred since keeping C_3 small will enable faster operation. Three alternate schemes for chatter prevention are shown in Figure 18. Generally, it is only necessary to assure that the feedback time constant does not get so large that it prevents operation at the highest anticipated speed.




Figure 18. Methods of Reducing Chatter

Skew Adjustment

The circuits shown in Figure 19 can be used to change the position of the detection band (capture range) within the largest detection band (or lock range). By moving the detection band to either edge of the lock range, input signal variations will expand the detection band in one direction only. Since R_3 also has a slight effect on the duty cycle, this approach may be useful to obtain a precise duty cycle when the circuit is used as an oscillator.




Figure 19. Connections to Reposition Detection Band

Output Latching

After a signal is received, the output of either decoder section can be latched "on" by connecting a 20KΩ resistor and diode from the "output" terminal to the "output filter" terminal as shown in Figure 20. The output stage can be unlatched by raising the voltage level at the output filter terminal.





Figure 20. Output Latching


Positioning of Detection Bands

Figure 21 defines the respective band-edge and band-center frequencies for sections A and B of the dual tone decoder.


Frequencies f_L and f_H with appropriate subscripts refer to the low and the high band-edge frequencies for decoder sections A and B, and f_0 is the center frequency.



(a) Independent Detection of Two Separate Tones



(b) Addition of Detection Bandwidth for Wide-Band Detection



(c) Subtraction of Bandwidths for Narrow-Band Detection

Figure 21. Positioning of Detection Bands

The two sections can be interconnected to form a single tone detector with an overall detection bandwidth equal to the sum or the difference of the detection bands for the two individual detector sections. For example, if the individual decoder sections are interconnected as shown in Figure 25, then the total detection bandwidth would be approximately equal to the sum of the respective bandwidths as shown in Figure 21(b). Similarly, if the decoders are interconnected as shown in Figure 23, then the overall detection band would be equal to the difference, or the overlap, between the respective bandwidths as shown in Figure 21(c).

Bandwidth Reduction

The bandwidth of each decoder can be reduced by either increasing the loop filter capacitor C_2 or reducing the loop gain. Increasing C_2 may be an undesirable solution since this will also reduce the damping of the loop and thus slow the circuit response time.

Figure 22 shows the proper method of reducing the loop gain for reduced bandwidth. This technique will improve damping and permit faster performance under narrow band operation. Bandwidth reduction can also be obtained by subtracting overlapping bandwidths of the two decoder sections (see Figures 21(c) and 23).




Figure 22. Bandwidth Reduction

APPLICATIONS

Dual-Tone Detection

In most dual-tone detection systems, the decoder output is required to change state only when both input tones are present simultaneously. This can be implemented by setting the detection bandwidth of each of the XR-2567 decoder sections to cover one of the input tones; and then connecting the respective outputs through a NOR gate, as shown in Figure 23. In this case, the output of the NOR gate will be "high" only when both input tones are present simultaneously. Due to capacitor and device variation, it is not possible to use a fixed R_1 value in production applications.




Figure 23. Connection for Decoding Dual-Tone Encoded Input Signals

The practical matching and tracking tolerances of individual units limit the minimum bandwidth to $\approx 4\%$ of f_0 .

Wide-Band Tone Decoder

Figure 25 is a circuit configuration for increasing the detection bandwidth of the XR-2567 by combining the respective bandwidths of individual decoder sections. If the detection bands of each section are located adjacent to each other as shown in Figure 21(b), and if the two outputs (pins 3 and 6) are shorted together, then the resulting bandwidth is the sum of individual band-widths. In this manner, the total detection bandwidth can be increased to 24% of center frequency. To maintain uniform response throughout the pass band, the input signal level should be $\geq 80\text{mV}$, rms, and the respective pass-bands of each section should have $\approx 3\%$ overlap at center frequency.

Tone Transceiver

The XR-2567 can be used as a full-duplex tone transceiver by using one section of the unit as a tone detector and the remaining section as a tone generator. Since both sections operate independently, the circuit can transmit and receive simultaneously. A recommended circuit connection for transceiver applications is shown in Figure 26. In this case, Unit A is utilized as the receiver, and Unit B is used as the transmitter. The transmitter section can be keyed "on" and "off" by applying a pulse to pin 8 through a disconnect diode D_1 . The oscillator section of Unit B will be keyed "off" when the keying logic level at pin 8 is at a "low" state.




Figure 25. Wide-Band Tone Detection

The output of the transmitter section (Unit B) can also be frequency modulated over a $\pm 6\%$ deviation range by applying a modulation signal to pin 10.

High Current Oscillator

The oscillator output of each section of XR-2567 can be amplified using the high current logic driver sections of the circuit. In this manner, each section of the circuit can switch 100mA loads, without sacrificing oscillator stability. A recommended circuit connection for this application is shown in Figure 27. The oscillator frequency can be modulated over 16% of f_0 by applying a control voltage to pins 15 or 10.

2




Figure 26. Tone Transceiver




Figure 27. Precision Oscillator with High Current Output Capability