

SN54LS590, SN54LS591, SN74LS590, SN74LS591 8-BIT BINARY COUNTERS WITH OUTPUT REGISTERS


SDLS003

D2632, JANUARY 1981 — REVISED MARCH 1988

- 8-Bit Counter with Register
- Parallel Register Outputs
- Choice of 3-State ('LS590) or Open-Collector ('LS591) Register Outputs
- Guaranteed Counter Frequency: DC to 20 MHz

SN54LS590, SN54LS591 . . . J OR W PACKAGE
SN74LS590, SN74LS591 . . . N PACKAGE

(TOP VIEW)




description

These devices each contain an 8-bit binary counter that feeds an 8-bit storage register. The storage register has parallel outputs. Separate clocks are provided for both the binary counter and storage register. The binary counter features a direct clear input \overline{CCLR} and a count enable input \overline{CCKEN} . For cascading, a ripple carry output \overline{RCO} is provided. Expansion is easily accomplished for two stages by connecting \overline{RCO} of the first stage to \overline{CCKEN} of the second stage. Cascading for larger count chains can be accomplished by connecting \overline{RCO} of each stage to CCK of the following stage.

Both the counter and register clocks are positive-edge triggered. If the user wishes to connect both clocks together, the counter state will always be one count ahead of the register. Internal circuitry prevents clocking from the clock enable.


SN54LS590, SN54LS591 . . . FK PACKAGE

(TOP VIEW)



NC - No internal connection

schematics of inputs and outputs




PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

SN54LS590, SN54LS591, SN74LS590, SN74LS591
8-BIT BINARY COUNTERS WITH OUTPUT REGISTERS

logic diagram (positive logic)




Pin numbers shown are for J, N and W packages.

TEXAS
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

SN54LS590, SN54LS591, SN74LS590, SN74LS591 8-BIT BINARY COUNTERS WITH OUTPUT REGISTERS

logic symbols †



†These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for J, N, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC} (see Note 1)	7 V
Input voltage	7 V
Off-state output voltage	5.5 V
Operating free-air temperature range: SN54LS590, SN54LS591	-55°C to 125°C
SN74LS590, SN74LS591	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to the network ground terminal.

recommended operating conditions

		SN54LS*			SN74LS*			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage	0.7			0.8			V
V_{OH}	High-level output voltage	Q, 'LS591 only		5.5	5.5		V	
I_{OH}	High-level output current	RCO		-1	-1		mA	
		Q, 'LS590 only		-1	-2.6			
I_{OL}	Low-level output current	RCO		8	16		mA	
		Q		12	24			
f_{CCK}	Counter clock frequency	0	20	0	20	MHz		
f_{RCK}	Register clock frequency	0	25	0	25	MHz		
$t_w(CCK)$	Duration of counter clock pulse	25			25			ns
$t_w(\overline{CCLR})$	Duration of counter clear pulse	20			20			ns
$t_w(RCK)$	Duration of register clock pulse	20			20			ns
t_{su}	Setup time	CCKEN low before CCK †		20	20		ns	
		CCLR inactive before CCK †		20	20			
		CCK before RCK † (see Note 2)		40	40			
t_h	Hold time	CCKEN low after CCK †		0	0		ns	
T_A	Operating free-air temperature	-55	125	0	70	$^{\circ}\text{C}$		

NOTE 2: This setup time ensures the register will see stable data from the counter outputs. The clocks may be tied together in which case the register state will be one clock pulse behind the counter.

TEXAS
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

SN54LS590, SN54LS591, SN74LS590, SN74LS591

8-BIT BINARY COUNTERS WITH OUTPUT REGISTERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS*			SN74LS*			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V_{IK}	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.5			-1.5	V
V_{OH}	'LS590 Q RCO	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = \text{MAX}$	$I_{OH} = -1 \text{ mA}$	2.4	3.2			
			$I_{OH} = -2.6 \text{ mA}$			2.4	3.1	
			$I_{OH} = -1 \text{ mA}$	2.4	3.2	2.4	3.2	
I_{OH}	'LS591 Q	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = \text{MAX}, V_{OH} = 5.5 \text{ V}$			0.1		0.1	mA
V_{OL}	Q RCO	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = \text{MAX}$	$I_{OL} = 12 \text{ mA}$	0.25	0.4	0.25	0.4	
			$I_{OL} = 24 \text{ mA}$			0.35	0.5	
			$I_{OL} = 8 \text{ mA}$	0.25	0.4	0.25	0.4	
			$I_{OL} = 16 \text{ mA}$			0.35	0.5	
I_{OZH}	'LS590 Q	$V_{CC} = \text{MAX}, V_{IH} = 2 \text{ V}, V_{IL} = \text{MAX}, V_O = 2.7 \text{ V}$			20		20	μA
I_{OZL}	'LS590 Q	$V_{CC} = \text{MAX}, V_{IH} = 2 \text{ V}, V_{IL} = \text{MAX}, V_O = 0.4 \text{ V}$			-20		-20	μA
I_I	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$			0.1			0.1	mA
I_{IH}	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			20			20	μA
I_{IL}	CCK	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-0.8			-0.8
	All others				-0.2			-0.2
$I_{OS}§$	'LS590 Q	$V_{CC} = \text{MAX}, V_O = 0 \text{ V}$			-30			-130
	RCO				-20			-100
I_{CC}	'LS590	$V_{CC} = \text{MAX},$ All possible inputs grounded, All outputs open	I_{CCH}	33	55	33	55	
			I_{CCL}	44	65	44	65	
			I_{CCZ}	46	65	46	65	
	'LS591		I_{CCH}	35	55	35	55	
			I_{CCL}	42	65	42	65	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$

§ Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.

switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS590			'LS591			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
f_{max}	RCK	Q	$R_L = 667 \Omega, C_L = 45 \text{ pF}$	20	35		20	35		MHz
t_{PLH}	CCK†	RCO	$R_L = 1 \text{ k}\Omega, C_L = 30 \text{ pF}$	14	22		16	24		ns
t_{PHL}	CCK†	RCO		20	30		25	38		ns
t_{PLH}	CCLR†	RCO		30	45		32	48		ns
t_{PLH}	RCK†	Q	$R_L = 667 \Omega, C_L = 45 \text{ pF}$	12	18		25	38		ns
t_{PHL}	RCK†	Q		22	33		28	42		ns
t_{PZH}	\bar{G}_\downarrow	Q		25	38					ns
t_{PZL}	\bar{G}_\downarrow	Q		30	45					ns
t_{PHZ}	\bar{G}_\uparrow	Q	$R_L = 667 \Omega, C_L = 5 \text{ pF}$	20	30					ns
t_{PLZ}	\bar{G}_\uparrow	Q		25	38					ns
t_{PLH}	\bar{G}_\uparrow	Q	$R_L = 667 \Omega, C_L = 45 \text{ pF}$				34	50		ns
t_{PHL}	\bar{G}_\downarrow	Q					32	48		ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

TEXAS
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75285

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

PRODUCT FOLDER | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY/PKG](#) | [APPLICATION NOTES](#) | [USER GUIDES](#) | [MORE LITERATURE](#)

PRODUCT SUPPORT: [TRAINING](#)

SN54LS590, 8-Bit Binary Counters With Output Registers

DEVICE STATUS: **ACTIVE**

PARAMETER NAME	SN54LS590	SN74LS590
Voltage Nodes (V)	5	5
Vcc range (V)	4.5 to 5.5	4.75 to 5.25
Input Level	TTL	TTL
Output Level	TTL	TTL
Output Drive (mA)		-2.6/24
Output	3S	3S
Clear	Sync	Sync

FEATURES

[▲ Back to Top](#)

- 8-Bit Counter with Register
- Parallel Register Outputs
- Choice of 3-State (LS590) or Open-Collector (LS591) Register Outputs
- Guaranteed Counter Frequency: DC to 20 MHz

DESCRIPTION

[▲ Back to Top](#)

These devices each contain an 8-bit binary counter that feeds an 8-bit storage register. The storage register has parallel outputs. Separate clocks are provided for both the binary counter and storage register. The binary counter features a direct clear input CCLR\ and a count enable input CCKEN\. For cascading, a ripple carry output RCO\ is provided. Expansion is easily accomplished for two stages by connecting RCO\ of the first stage to CCKEN\ of the second stage. Cascading for larger count chains can be accomplished by connecting RCO\ of each stage to CCK of the following stage.

Both the counter and register clocks are positive-edge triggered. If the user wishes to connect both clocks together, the counter state will always be one count ahead of the register. Internal circuitry prevents clocking from the clock enable.

TECHNICAL DOCUMENTS

[▲ Back to Top](#)

To view the following documents, [Acrobat Reader 4.0](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET

[▲ Back to Top](#)

Full datasheet in Acrobat PDF: [sn54ls590.pdf](#) (236 KB) (Updated: 03/01/1988)

APPLICATION NOTES

[▲ Back to Top](#)

View Application Notes for [Digital Logic](#)

- [Designing With Logic \(Rev. C\)](#) (SDYA009C - Updated: 06/01/1997)
- [Designing with the SN54/74LS123 \(Rev. A\)](#) (SDLA006A - Updated: 03/01/1997)
- [Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits](#) (SZZA026 - Updated: 06/20/2001)

- [Input and Output Characteristics of Digital Integrated Circuits](#) (SDYA010 - Updated: 10/01/1996)
- [Live Insertion](#) (SDYA012 - Updated: 10/01/1996)
- [TI IBIS File Creation, Validation, and Distribution Processes](#) (SZZA034 - Updated: 08/29/2002)
- [Understanding and Interpreting Texas Instruments Standard-Logic Products Data Sh \(Rev. A\)](#) (SZZA036A - Updated: 02/27/2003)

MORE LITERATURE

[▲ Back to Top](#)

- [Enhanced Plastic Portfolio Brochure](#) (SGZB004, 387 KB - Updated: 08/19/2002)
- [Logic Reference Guide](#) (SCYB004, 1032 KB - Updated: 10/23/2001)
- [MicroStar Junior BGA Design Summary](#) (SCET004, 167 KB - Updated: 07/28/2000)
- [Military Brief](#) (SGYN138, 803 KB - Updated: 10/10/2000)
- [Overview of IEEE Std 91-1984, Explanation of Logic Symbols Training Booklet \(Rev. A\)](#) (SDYZ001A, 138 KB - Updated: 07/01/1996)
- [Palladium Lead Finish User's Manual](#) (SDYV001, 2041 KB - Updated: 11/01/1996)
- [QML Class V Space Products Military Brief \(Rev. A\)](#) (SGZN001A, 257 KB - Updated: 10/07/2002)

USER GUIDES

[▲ Back to Top](#)

- [LOGIC Pocket Data Book](#) (SCYD013, 4837 KB - Updated: 12/05/2002)

PRICING/AVAILABILITY/PKG

[▲ Back to Top](#)

DEVICE INFORMATION Updated Daily								TI INVENTORY STATUS As Of 09:00 AM GMT, 17 Apr 2003			REPORTED DISTRIBUTOR INVENTORY As Of 09:00 AM GMT, 17 Apr 2003		
ORDERABLE DEVICE	STATUS	PACKAGE TYPE PINS	TEMP (°C)	DSCC NUMBER	PRODUCT CONTENT	BUDGETARY PRICING QTY SUS	STD PACK QTY	IN STOCK	IN PROGRESS QTY DATE	LEAD TIME	DISTRIBUTOR COMPANY REGION	IN STOCK	PURCHASE
5962-87517012A	ACTIVE	LCCC (FK) 20	-55 TO 125		View Contents	1KU 13.01	1	145*	3757 20 May	6 WKS	None Reported View Distributors		
									9654 27 May				
5962-8751701EA	ACTIVE	CDIP (J) 16	-55 TO 125		View Contents	1KU 9.62	1	0*	1522 05 May	6 WKS	Avnet Americas	501	BUY NOW
									>10k 20 May				
5962-8751701FA	ACTIVE	CFP (W) 16	-55 TO 125		View Contents	1KU 14.09	1	0*	>10k 20 May	6 WKS	None Reported View Distributors		
SN54LS590J	ACTIVE	CDIP (J) 16	-55 TO 125		View Contents	1KU 5.23	1	245*	>10k 20 May	6 WKS	None Reported View Distributors		
SNJ54LS590FK	ACTIVE	LCCC (FK) 20	-55 TO 125	5962-87517012A	View Contents	1KU 14.09	1	134*	3580 20 May	6 WKS	Avnet-SILICA Europe	2	BUY NOW
									9199 27 May				
SNJ54LS590J	ACTIVE	CDIP (J) 16	-55 TO 125	5962-8751701EA	View Contents	1KU 9.62	1	0*	>10k 20 May	6 WKS	Avnet-SILICA Europe	29	BUY NOW
SNJ54LS590W	ACTIVE	CFP (W) 16	-55 TO 125	5962-8751701FA	View Contents	1KU 14.09	1	0*	>10k 20 May	6 WKS	None Reported View Distributors		

Table Data Updated on: 4/17/2003

[Products](#) | [Applications](#) | [Support](#) | [my.TI](#)



© Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved.

[Trademarks](#) | [Privacy Policy](#) | [Terms of Use](#)