

- **486DX Architecture and Performance**
  - 486-Compatible Instruction Set and Register Set
  - Integrated Floating-Point Unit (FPU)
  - Integrated 16-Bit Hardware Multiplier
  - On-Chip 8K-Byte, 32-Bit Instruction/Data Cache Can be Configured to Operate in Write-Through or Write-Back Mode
  - Clock-Doubled Operation at 3.45-V With 5-V-Tolerant I/Os
  - Highly Optimized, Variable-Length Pipeline
- **High-Performance, Footprint-Compatible Upgrade for 486-Class Platforms**
  - Internal CPU Clock Speeds of 66/80 MHz
  - Industry-Standard Footprints Using 168-Pin Ceramic PGA and 208-Pin Ceramic QFP
- **Advanced Power-Management Features for Battery-Powered Notebook and Energy-Efficient Desktop PC Systems**
  - System-Management Mode (SMM)
  - High-Priority System-Management Interrupt (SMI) With Separate Memory-Address Space
  - Suspend Mode (Initiated by Hardware or Software)
  - Fully Static Device Permits Clock-Stop State
  - 3.45-V Device With 5-V-Tolerant I/Os Can Be Used in 3.45-V-Only or Mixed 3.45-V/5-V Systems
- **Architecture Features 32-Bit Internal and 32-Bit External Buses.**
- **Texas Instruments (TI™) EPIC™ Submicron CMOS Technology**

**description**

The TI486DX2 microprocessors are attractive for new 486-compatible system designs because they are instruction-set and footprint compatible with 486-class platforms. Additionally, they feature an on-chip floating point unit that simplifies implementation of high-performance levels with clock-doubled CPU, on-chip 8K-byte cache, and advanced power-management techniques. Industry-standard footprint facilitates implementation of energy-efficient desktop and/or battery-powered notebook systems.

The TI486DX2 microprocessors support 8-, 16-, and 32-bit data types and operate in real, virtual-8086, and protected modes. The microprocessors achieve high performance through use of a highly optimized, variable-length pipeline combined with a RISC-like, single-cycle execution unit, an integrated floating point unit, a hardware multiplier, and an 8K-byte integrated instruction and data cache. The microprocessor can access up to 4G bytes of physical memory using a 32-bit bus and can perform burst bus cycles to improve the efficiency of multiple word transfers.

The TI486DX2 microprocessors are ideal for battery-powered applications because they typically draw 200 μA when the input clock is stopped in the suspend mode. The devices operate from a 3.45-V power supply in 3.45-V-only systems or mixed 3.45-V/5-V systems.

Topic	Page	Topic	Page
Terminal Assignments .....	5	Mixed 3.45-V and 5-V Operation .....	21
Terminal Functions .....	11	Electrical Specifications .....	22
Execution Pipeline .....	20	Absolute Maximum Ratings .....	24
On-Chip Write-Back Cache .....	20	Recommended Operating Conditions .....	24
Floating-Point Unit (FPU) Operations .....	21	Electrical Characteristics .....	25
Clock-Doubling .....	21	Switching Characteristics .....	26
Power Management .....	21	Switching Waveforms .....	29
System-Management Mode (SMM) .....	21	Thermal Characteristics .....	32
Suspend Mode and Static Operation .....	21	Mechanical Specifications .....	34



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and TI are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1996, Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**description (continued)**

The TI486DX2 microprocessors contain an on-chip 8K-byte cache memory that can be configured to operate in write-through or write-back mode. Conventional write-through mode updates external memory for each cache transaction. The write-back mode permits cache transactions to occur without updating external memory until a cache miss occurs, a modified line is replaced in the cache, or when an external bus master requires access to data. Configuring the cache to operate in write-back mode can improve overall performance by up to 15% when compared to write-through mode.

The TI486DX2 microprocessors are fabricated using Texas Instruments EPIC submicron CMOS technology. The combination of high-performance 486 operation, on-chip floating point unit, internal 8K-byte cache, 32-bit external data path, and advanced power-management features makes the TI486DX2 well suited for energy-efficient desktop and notebook applications.

**TI486DX2 PRODUCT OPTIONS**


DEVICE PART NO.	SUPPLY VOLTAGE†	SPEED (MHz)		PACKAGE
		CORE	BUS	
TX486DX2-G80-GA	3.45 V	80	40	168-pin PGA
TX486DX2-G66-GA	3.45 V	66	33	
TX486DX2-G80-WR	3.45 V	80	40	208-pin Ceramic QFP
TX486DX2-G66-WR	3.45 V	66	33	

† All devices have 5-V-tolerant I/Os.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

functional block diagram



logic symbol



† This symbol is in accordance with ANSI/IEEE Std 91-1991 and IEC Publication 617-12.


‡ 168-pin CPGA only



terminal assignments

The terminal assignments for the 168-pin, CPGA TI486DX2 microprocessors are shown as viewed from the terminal side (bottom) in Figure 1. The signal names are listed in Table 1 and Table 2 sorted by terminal number and signal name, respectively.

Figure 1. 168-Pin CPGA Terminal Assignments



NC — Make no external connection

NOTE A: Connecting or terminating (high or low) any NC terminal(s) may cause unpredictable results or nonperformance of the microprocessor.

Table 1. 168-Pin PGA Signal Names Sorted by Terminal Number

Term. No.	Signal Name	Term. No.	Signal Name	Term. No.	Signal Name	Term. No.	Signal Name	Term. No.	Signal Name	Term. No.	Signal Name
A1	D20	B12	NC	D17	BOFF#	J15	BE2#	P2	A29	R7	A15
A2	D22	B13	WM_RST	E1	VSS	J16	BE1#	P3	A30	R8	VCC
A3	NC	B14	NC	E2	VCC	J17	PCD	P15	HLDA	R9	VCC
A4	D23	B15	NMI	E3	D10	K1	VSS	P16	VCC	R10	VCC
A5	DP3	B16	NC	E15	HOLD	K2	VCC	P17	VSS	R11	VCC
A6	D24	B17	EADS#	E16	VCC	K3	D14	Q1	A31	R12	A11
A7	VSS	C1	D11	E17	VSS	K15	BE0#	Q2	VSS	R13	A8
A8	D29	C2	D18	F1	DP1	K16	VCC	Q3	A17	R14	VCC
A9	VSS	C3	CLK	F2	D8	K17	VSS	Q4	A19	R15	A3
A10	SUSPA#	C4	VCC	F3	D15	L1	VSS	Q5	A21	R16	BLAST#
A11	VSS	C5	VCC	F15	KEN#	L2	D6	Q6	A24	R17	HITM#
A12	SMI#	C6	D27	F16	RDY#	L3	D7	Q7	A22	S1	A27
A13	RPLSET1	C7	D26	F17	BE3#	L15	PWT	Q8	A20	S2	A26
A14	NC	C8	D28	G1	VSS	L16	VCC	Q9	A16	S3	A23
A15	IGNNE#	C9	D30	G2	VCC	L17	VSS	Q10	A13	S4	INVAL
A16	INTR	C10	SMADS#	G3	D12	M1	VSS	Q11	A9	S5	A14
A17	AHOLD	C11	UP#	G15	SUSP#	M2	VCC	Q12	A5	S6	VSS
B1	D19	C12	RPLSET0	G16	VCC	M3	D4	Q13	A7	S7	A12
B2	D21	C13	RPLVAL#	G17	VSS	M15	D/C#	Q14	A2	S8	VSS
B3	VSS	C14	FERR#	H1	VSS	M16	VCC	Q15	BREQ	S9	VSS
B4	VSS	C15	FLUSH#	H2	D3	M17	VSS	Q16	PLOCK#	S10	VSS
B5	VSS	C16	RESET	H3	DP2	N1	D2	Q17	PCHK#	S11	VSS
B6	D25	C17	BS16#	H15	BRDY#	N2	D1	R1	A28	S12	VSS
B7	VCC	D1	D9	H16	VCC	N3	DP0	R2	A25	S13	A10
B8	D31	D2	D13	H17	VSS	N15	LOCK#	R3	VCC	S14	VSS
B9	VCC	D3	D17	J1	NC	N16	MIO#	R4	VSS	S15	A6
B10	NC	D15	A20M#	J2	D5	N17	W/R#	R5	A18	S16	A4
B11	VCC	D16	BS8#	J3	D16	P1	D0	R6	VCC	S17	ADS#



Table 2. 168-Pin PGA Terminal Numbers Sorted by Signal Name

Signal Name	Term. No.	Signal Name	Term. No.	Signal Name	Term. No.	Signal Name	Term. No.	Signal Name	Term. No.	Signal Name	Term. No.
A2	Q14	A29	P2	D11	C1	HITM#	R17	SUSP#	G15	VSS	A11
A3	R15	A30	P3	D12	G3	HLDA	P15	SUSPA#	A10	VSS	B3
A4	S16	A31	Q1	D13	D2	HOLD	E15	UP#	C11	VSS	B4
A5	Q12	ADS#	S17	D14	K3	IGNNE#	A15	VCC	B7	VSS	B5
A6	S15	AHOLD	A17	D15	F3	INTR	A16	VCC	B9	VSS	E1
A7	Q13	BE0#	K15	D16	J3	INVAL	S4	VCC	B11	VSS	E17
A8	R13	BE1#	J16	D17	D3	KEN#	F15	VCC	C4	VSS	G1
A9	Q11	BE2#	J15	D18	C2	LOCK#	N15	VCC	C5	VSS	G17
A10	S13	BE3#	F17	D19	B1	M/IO#	N16	VCC	E2	VSS	H1
A11	R12	BLAST#	R16	D20	A1	NC	A3	VCC	E16	VSS	H17
A12	S7	BOFF#	D17	D21	B2	NC	A14	VCC	G2	VSS	K1
A13	Q10	BRDY#	H15	D22	A2	NC	B10	VCC	G16	VSS	K17
A14	S5	BREQ	Q15	D23	A4	NC	B12	VCC	H16	VSS	L1
A15	R7	BS8#	D16	D24	A6	NC	B14	VCC	K2	VSS	L17
A16	Q9	BS16#	C17	D25	B6	NC	B16	VCC	K16	VSS	M1
A17	Q3	CLK	C3	D26	C7	NC	J1	VCC	L16	VSS	M17
A18	R5	D/C#	M15	D27	C6	NMI	B15	VCC	M2	VSS	P17
A19	Q4	D0	P1	D28	C8	PCD	J17	VCC	M16	VSS	Q2
A20	Q8	D1	N2	D29	A8	PCHK#	Q17	VCC	P16	VSS	R4
A20M#	D15	D2	N1	D30	C9	PLOCK#	Q16	VCC	R3	VSS	S6
A21	Q5	D3	H2	D31	B8	PWT	L15	VCC	R6	VSS	S8
A22	Q7	D4	M3	DP0	N3	RDY#	F16	VCC	R8	VSS	S9
A23	S3	D5	J2	DP1	F1	RESET	C16	VCC	R9	VSS	S10
A24	Q6	D6	L2	DP2	H3	RPLSET0	C12	VCC	R10	VSS	S11
A25	R2	D7	L3	DP3	A5	RPLSET1	A13	VCC	R11	VSS	S12
A26	S2	D8	F2	EADS#	B17	RPLVAL#	C13	VCC	R14	VSS	S14
A27	S1	D9	D1	FERR#	C14	SMADS#	C10	VSS	A7	W/R#	N17
A28	R1	D10	E3	FLUSH#	C15	SMI#	A12	VSS	A9	WM_RST	B13

NC — Make no external connection





Table 3. 208-Pin QFP Signal Names Sorted by Terminal Number

Term. No.	Signal Name	Term. No.	Signal Name	Term. No.	Signal Name	Term. No.	Signal Name
1	VSS	53	VSS	105	VSS	157	VSS
2	VCC	54	VCC	106	VCC	158	A24
3	NC	55	VSS	107	VSS	159	A23
4	PCHK#	56	VCC	108	D16	160	A22
5	BRDY#	57	VSS	109	DP2	161	A21
6	BOFF#	58	WM_RST	110	VSS	162	VCC
7	BS16#	59	SMADS#	111	VCC	163	VCC
8	BS8#	60	VCC	112	D15	164	A20
9	VCC	61	VSS	113	D14	165	A19
10	VSS	62	VCC	114	VCC	166	A18
11	NC	63	RPLSET0	115	VSS	167	NC
12	RDY#	64	RPLSET1	116	D13	168	NC
13	KEN#	65	SMI#	117	D12	169	VCC
14	VCC	66	FERR#	118	D11	170	VSS
15	VSS	67	INVAL	119	D10	171	A17
16	HOLD	68	NC	120	VSS	172	VCC
17	AHOLD	69	VCC	121	VCC	173	A16
18	NC	70	RPLVAL#	122	VSS	174	A15
19	VCC	71	SUSPA#	123	D9	175	VSS
20	VCC	72	IGNNE#	124	D8	176	VCC
21	VSS	73	SUSP#	125	DP1	177	A14
22	VCC	74	D31	126	D7	178	A13
23	VCC	75	D30	127	NC	179	VCC
24	CLK	76	VSS	128	VCC	180	A12
25	VCC	77	VCC	129	D6	181	VSS
26	HLDA	78	D29	130	D5	182	A11
27	W/R#	79	D28	131	VCC	183	VCC
28	VSS	80	VCC	132	VSS	184	VSS
29	VCC	81	VSS	133	VCC	185	VCC
30	BREQ	82	VCC	134	VCC	186	A10
31	BE0#	83	D27	135	VSS	187	A9
32	BE1#	84	D26	136	VCC	188	VCC
33	BE2#	85	D25	137	VCC	189	VSS
34	BE3#	86	VCC	138	VSS	190	A8
35	VCC	87	D24	139	VCC	191	VCC
36	VSS	88	VSS	140	D4	192	A7
37	M/IO#	89	VCC	141	D3	193	A6
38	VCC	90	DP3	142	D2	194	NC
39	D/C#	91	D23	143	D1	195	A5
40	PWT	92	D22	144	D0	196	A4
41	PCD	93	D21	145	DP0	197	A3
42	VCC	94	VSS	146	VSS	198	VCC
43	VSS	95	VCC	147	A31	199	VSS
44	VCC	96	HITM#	148	A30	200	VCC
45	VCC	97	VSS	149	A29	201	VSS
46	EADS#	98	VCC	150	VCC	202	A2
47	A20M#	99	D20	151	A28	203	ADS#
48	RESET	100	D19	152	A27	204	BLAST#
49	FLUSH#	101	D18	153	A26	205	VCC
50	INTR	102	VCC	154	A25	206	PLOCK#
51	NMI	103	D17	155	VCC	207	LOCK#
52	VSS	104	VSS	156	VSS	208	VSS

NC — Make no external connection



Table 4. 208-Pin QFP Terminal Numbers Sorted by Signal Name

Signal Name	Term. No.	Signal Name	Term. No.	Signal Name	Term. No.	Signal Name	Term. No.
A2	202	D8	124	PLOCK#	206	VCC	163
A3	197	D9	123	PWT	40	VCC	169
A4	196	D10	119	RDY#	12	VCC	172
A5	195	D11	118	RESET	48	VCC	176
A6	193	D12	117	RPLSET0	63	VCC	179
A7	192	D13	116	RPLSET1	64	VCC	183
A8	190	D14	113	RPLVAL#	70	VCC	185
A9	187	D15	112	SMADS#	59	VCC	188
A10	186	D16	108	SMI#	65	VCC	191
A11	182	D17	103	SUSP#	73	VCC	198
A12	180	D18	101	SUSPA#	71	VCC	200
A13	178	D19	100	VCC	2	VCC	205
A14	177	D20	99	VCC	9	VSS	1
A15	174	D21	93	VCC	14	VSS	10
A16	173	D22	92	VCC	19	VSS	15
A17	171	D23	91	VCC	20	VSS	21
A18	166	D24	87	VCC	22	VSS	28
A19	165	D25	85	VCC	23	VSS	36
A20	164	D26	84	VCC	25	VSS	43
A20M#	47	D27	83	VCC	29	VSS	52
A21	161	D28	79	VCC	35	VSS	53
A22	160	D29	78	VCC	38	VSS	55
A23	159	D30	75	VCC	42	VSS	57
A24	158	D31	74	VCC	44	VSS	61
A25	154	D/C#	39	VCC	45	VSS	76
A26	153	DP0	145	VCC	54	VSS	81
A27	152	DP1	125	VCC	56	VSS	88
A28	151	DP2	109	VCC	60	VSS	94
A29	149	DP3	90	VCC	62	VSS	97
A30	148	EADS#	46	VCC	69	VSS	104
A31	147	FERR#	66	VCC	77	VSS	105
ADS#	203	FLUSH#	49	VCC	80	VSS	107
AHOLD	17	HITM#	96	VCC	82	VSS	110
BE0#	31	HLDA	26	VCC	86	VSS	115
BE1#	32	HOLD	16	VCC	89	VSS	120
BE2#	33	IGNNE#	72	VCC	95	VSS	122
BE3#	34	INTR	50	VCC	98	VSS	132
BLAST#	204	INVAL	67	VCC	102	VSS	135
BOFF#	6	KEN#	13	VCC	106	VSS	138
BRDY#	5	LOCK#	207	VCC	111	VSS	146
BREQ	30	M/IO#	37	VCC	114	VSS	156
BS16#	7	NC	3	VCC	121	VSS	157
BS8#	8	NC	11	VCC	128	VSS	170
CLK	24	NC	18	VCC	131	VSS	175
D0	144	NC	68	VCC	133	VSS	181
D1	143	NC	127	VCC	134	VSS	184
D2	142	NC	167	VCC	136	VSS	189
D3	141	NC	168	VCC	137	VSS	199
D4	140	NC	194	VCC	139	VSS	201
D5	130	NMI	51	VCC	150	VSS	208
D6	129	PCD	41	VCC	155	WM_RST	58
D7	126	PCHK#	4	VCC	162	W/R#	27

NC — Make no external connection



Terminal Functions

NAME	TERMINAL NO.		DESCRIPTION
	168-PIN	208-PIN	
A2	Q14	202	<p>Address Bus (active high). The address bus (A31–A2) signals provide addresses for physical memory and I/O ports. Address lines A31–A4 are bidirectional signals used by the TI486DX2 to drive addresses to memory and I/O devices and are also used by the system logic to drive cache inquiry addresses into the processor. Address lines A3–A2 are output signals only and are ignored during cache inquiry cycles. All address lines can be used for addressing physical memory allowing a 4G-byte address space (0000 0000h to FFFF FFFFh). During I/O port accesses, A31–A16 are driven low (except for coprocessor accesses). This permits a 64-Kbyte I/O address space (0000 0000h to 0000 FFFFh).</p>
A3	R15	197	
A4	S16	196	
A5	Q12	195	
A6	S15	193	
A7	Q13	192	
A8	R13	190	
A9	Q11	187	
A10	S13	186	
A11	R12	182	
A12	S7	180	
A13	Q10	178	
A14	S5	177	
A15	R7	174	
A16	Q9	173	
A17	Q3	171	
A18	R5	166	
A19	Q4	165	
A20	Q8	164	
A21	Q5	161	
A22	Q7	160	
A23	S3	159	
A24	Q6	158	
A25	R2	154	
A26	S2	153	
A27	S1	152	
A28	R1	151	
A29	P2	149	
A30	P3	148	
A31	Q1	147	
ADS#	S17	203	
AHOLD	A17	17	<p>Address Hold Request (active high). This input forces the microprocessor to float A31–2 in the next clock cycle. While AHOLD is asserted, only the address bus is disabled. The current bus cycle remains active and completes in the normal fashion. No additional bus cycles are generated while AHOLD is asserted, except cache line write-back cycles in response to a cache inquiry.</p> <p>The microprocessor samples AHOLD during RESET. If AHOLD is asserted at the clock edge prior to the falling edge of RESET, built-in self test is executed prior to issuing any bus cycles.</p> <p>AHOLD is internally connected to a pulldown resistor to prevent it from floating active when left unconnected.</p>



Terminal Functions (continued)

TERMINAL NAME	NO.		DESCRIPTION
	168-PIN	208-PIN	
A20M#	D15	47	<p>Address Bit-20 Mask (active low). This input causes the microprocessor to mask (force low) physical address bit 20 when driving the external address bus or performing an internal cache access. Asserting A20M# emulates the 1M-byte address wraparound that occurs on the 8086. A20 masking should not be done by external logic. The A20M# input is ignored during three conditions:</p> <ul style="list-style-type: none"> <li>• While paging is enabled</li> <li>• While writing back dirty cache data to system memory. (This occurs only if the data was loaded into the cache when A20M# was inactive.)</li> <li>• During system management address space accesses.</li> </ul> <p>A20M# is internally connected to a pullup resistor to prevent it from floating active when left unconnected.</p>
BE3# BE2# BE1# BE0#	F17 J15 J16 K15	34 33 32 31	<p>Byte Enables BE3#–BE0# (active low). These 3-state outputs determine which bytes within the 32-bit data bus are transferred during a memory or I/O access. During the first cycle of a cache line fill, the microprocessor expects data to be returned as if all data bytes are enabled regardless of the state of the byte enable outputs. BE3#–BE0# float during bus hold states.</p>
BLAST#	R16	204	<p>Burst Last (active low). This output indicates that the current 32-bit data transfer is either the last transfer of a multiple transfer cycle or a single transfer cycle. BLAST# is valid for the second and subsequent clock cycles within both burstable and nonburstable cycles. BLAST# floats during bus hold states.</p>
BOFF#	D17	6	<p>Back Off (active low). This input forces the microprocessor to abort the current bus cycle and relinquish control of the CPU local bus in the next clock. When asserted, the microprocessor enters the bus hold state but the HLDA output is not asserted. The bus hold state persists until BOFF# is negated. Once BOFF# is negated, the aborted bus cycle is restarted. While BOFF# is asserted, the microprocessor ignores any data returned.</p> <p>BOFF# is internally connected to a pullup resistor to prevent it from floating active when left unconnected.</p>
BRDY#	H15	5	<p>Burst Ready (active low). This input is generated by the system hardware to indicate that the current transfer within a bus cycle can be terminated. The microprocessor samples BRDY# in the second and subsequent clocks of a multiple transfer cycle. If BRDY# is returned instead of RDY# for the first transfer of a multiple transfer cycle, the microprocessor completes the remaining transfers as a burst cycle. BRDY# must be returned instead of RDY# for each transfer except the final transfer to maintain the burst cycle. If RDY# is returned simultaneously with BRDY#, BRDY# is ignored and the burst cycle is aborted. BRDY# is active during address hold states.</p> <p>The microprocessor is capable of bursting code fetches, memory data reads, memory data writes (also with BS16# or BS8# active), or cache line write-back cycles if the BWRT bit in CCR2 is set. The microprocessor bursts cache write-back cycles resulting from a cache inquiry only when all four doublewords within the cache line have been modified and need to be written back. When less than three doublewords are modified, the microprocessor issues the write-back cycles as nonburst 32-bit write cycles.</p> <p>BRDY# is internally connected to a pullup resistor to prevent it from floating active when left unconnected.</p>
BREQ	Q15	30	<p>Bus Request (active high). This output is asserted when a bus cycle is pending internally. BREQ is asserted in the first clock of a bus cycle as well as during bus hold and address hold states if a bus cycle is pending. If no other bus cycles are pending, BREQ is negated prior to termination of the current cycle.</p>
BS16# BS8#	C17 D16	7 8	<p>Bus Size 16 and Bus Size 8 (active low). These inputs allow connection of the 32-bit microprocessor data bus to an external bus of either 16 or 8 bits. When these inputs are asserted, the microprocessor performs multiple bus cycles to complete a single 32-bit transfer. BS16# and BS8# are sampled each clock. The state of these pins during the clock before RDY# goes low is used to determine the bus size for the current cycle. If both BS8# and BS16# are asserted, BS8# is used. During write cycles, valid data is driven only on the data pins corresponding to the active byte enables.</p> <p>BS16# and BS8# are each connected internally to a pullup resistor to prevent them from floating active when left unconnected.</p>



## Terminal Functions (continued)

TERMINAL NAME	TERMINAL NO.		DESCRIPTION
	168-PIN	208-PIN	
CLK	C3	24	Clock Input (active high). This input signal is the basic timing reference for the TI486DX2 microprocessors. This signal is also used as an input to time the microprocessor, but the signal is first doubled within the TI486DX2 to provide an internal 2X CPU clock. The CLK signal controls external CPU bus timing. The rising edge of the CLK signal defines the starting point for measurement of external ac specifications for the microprocessor.
D/C#	M15	39	Data Control. This 3-state, bus-cycle-definition signal distinguishes between data and control operations. When high, this signal indicates that the current bus cycle is a data transfer to or from memory. When low, D/C# indicates that the current bus cycle involves a control function such as a halt, interrupt acknowledge, or code fetch.
D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D19 D20 D21 D22 D23 D24 D25 D26 D27 D28 D29 D30 D31	P1 N2 N1 H2 M3 J2 L2 L3 F2 D1 E3 C1 G3 D2 K3 F3 J3 D3 C2 B1 A1 B2 A2 A4 A6 B6 C7 C6 C8 A8 C9 B8	144 143 142 141 140 130 129 126 124 123 119 118 117 116 113 112 108 103 101 100 99 93 92 91 87 85 84 83 79 78 75 74	Data Bus (active high). The data bus (D31–D0) signals are 3-state bidirectional signals that provide the data path between the microprocessor and external memory and I/O devices. The data bus inputs data during memory read, I/O read, and interrupt-acknowledge cycles and outputs data during memory and I/O write cycles. Data read operations require that specified data setup and hold times be met for correct operation. The data bus signals float while the CPU is in a hold-acknowledge state.
DP3 DP2 DP1 DP0	A5 H3 F1 N3	90 109 125 145	Data Parity bus (active high). The data parity bus signals are four 3-state bidirectional signals that provide the parity associated with the four-byte data bus. There is one data parity bit for each data byte. Even parity is driven on the data parity bus for all data write cycles. During read cycles, the data parity bus is read by the microprocessor and is used with the corresponding data bus byte to check for even parity.



Terminal Functions (continued)

TERMINAL NAME	TERMINAL NO.		DESCRIPTION
	168-PIN	208-PIN	
EADS#	B17	46	<p>External Address Strobe (active low). This input indicates that a valid cache inquiry address is being driven on the address bus (A31-2). The microprocessor checks the on-chip cache for this address. If the cache is operating in write-through mode and has no dirty-bit location, the cache line corresponding to the specified address is invalidated if it is present. If the cache is operating in write-back mode or contains dirty data from a previous write-back operation, the cache line corresponding to the specified address is checked for dirty data. If dirty data exists, the dirty data is written to external memory. The state of the INVAL pin at the time EADS# is sampled active determines the final state of the cache line.</p> <p>A cache inquiry cycle using EADS# may be run with the microprocessor in either an address hold or bus hold state and the inquiry address driven by an external device. Additionally, an inquiry cycle can be run while the microprocessor is driving the address bus. In this case, the current address is used as the inquiry address.</p> <p>EADS# is internally connected to a pullup resistor to prevent it from floating active when left unconnected.</p>
FERR#	C14	66	<p>Floating-Point Error (active low). This output is asserted when an unmasked floating point error occurs. FERR# is asserted during execution of the FPU instruction that caused the error. FERR# does not float during bus hold states.</p>
FLUSH#	C15	49	<p>Cache Flush (active low). This input invalidates (flushes) the entire cache while in write-through cache mode. If the cache is operating in write-back mode, FLUSH# forces the microprocessor to write back all dirty data in the cache. If the INVAL pin is asserted when FLUSH# is sampled, the microprocessor invalidates the cache contents following the write back of dirty data. FLUSH# needs to be asserted only for a single clock but must meet specified setup and hold times to ensure recognition at a particular clock edge.</p> <p>FLUSH# is internally connected to a pullup resistor to prevent it from floating active when left unconnected.</p>
HITM#	R17	96	<p>Hit on Modified Data (active low). This output indicates that the current cache inquiry address has been found in the cache and that dirty data exists in the cache line. HITM# is asserted one clock after EADS# is sampled active and remains asserted until all dirty data has been written to external memory. The microprocessor does not accept additional cache inquiry cycles while HITM# is asserted. HITM# is disabled (floats) following RESET and is enabled by setting the WBAK bit in CCR2.</p>
HLDA	P15	26	<p>Hold Acknowledge (active high). This output indicates that the microprocessor is in a hold-acknowledge state and has relinquished control of its local bus. While in the hold-acknowledge state, the microprocessor drives HLDA active. The microprocessor simultaneously drives the bus and deactivates HLDA when the HOLD request is driven inactive.</p>
HOLD	E15	16	<p>Hold Request (active high). This input indicates that another bus master requests control of the local bus. After recognizing the HOLD request and completing the current bus cycle, burst cycle, cache line fill, sequence of locked bus cycles, or cache line write back, the microprocessor responds by floating the local bus and asserting the hold acknowledge (HLDA) output. Once HLDA is asserted, the bus remains granted to the requesting bus master until HOLD becomes inactive. When the microprocessor recognizes HOLD is inactive, it simultaneously drives the local bus and drives HLDA inactive.</p>



Terminal Functions (continued)

TERMINAL NAME	TERMINAL NO.		DESCRIPTION
	168-PIN	208-PIN	
IGNNE#	A15	72	<p>Ignore Numeric Error (active low). This input forces the microprocessor to ignore any pending unmasked FPU errors and allows continued execution of floating point instructions. When IGNNE# is not asserted and an unmasked FPU error is pending, only these floating point instructions can be executed:</p> <p>FNCLEX, FNINIT, FNSAVE, FNSTCW, FNSTENV, and FNSTSW.</p> <p>IGNNE# is ignored when the NE bit in CR0 is set to a 1. This and related actions are detailed using this pseudo-code:</p> <pre> if FERR# = 0 then   {     if NE = 1 then       generate interrupt 16 at next FPU or WAIT instruction     else       {         If IGNNE# = 0 then continue execution       }   } </pre> <p>IGNNE# is internally connected to a pullup resistor to prevent it from floating active when left unconnected.</p>
INTR	A16	50	<p>Maskable Interrupt Request. This level-sensitive input causes the processor to suspend execution of the current instruction stream and begin execution of an interrupt service routine. The INTR input can be masked (ignored) through the Flag Word register IF bit. When unmasked, the microprocessor responds to the INTR input by issuing two locked interrupt-acknowledge cycles. During the second interrupt acknowledge cycle, the microprocessor reads an 8-bit value, the interrupt vector from an external interrupt controller. The 8-bit interrupt vector indicates the interrupt level that caused generation of the INTR and is used by the CPU to determine the beginning address of the interrupt service routine. To assure recognition of the INTR request, INTR must remain active until the start of the first interrupt-acknowledge cycle.</p>
INVAL	S4	67	<p>Invalidate Request (active high). This input can be driven by the system during a cache inquiry cycle to indicate the final state of the cache line if an inquiry hit occurs. INVAL is sampled with EADS# and is required only when operating the on-chip cache in write-back mode. Assertion of INVAL indicates that the final state of the cache line is invalid. Deassertion indicates that the final state of the cache line is valid and clean. The state of the INVAL input is also sampled with the FLUSH# input to determine the final state of the entire cache. INVAL is ignored following RESET and is enabled by setting the WBAK bit in CCR2.</p> <p>INVAL is internally connected to a pullup resistor to prevent it from floating active when left unconnected.</p>
KEN#	F15	13	<p>Cache Enable (active low). This input indicates that the data being returned during the current cycle is cacheable. When KEN# is active one clock before the first BRDY# or RDY# and the microprocessor is performing a cacheable code fetch or memory data read cycle, the cycle is transformed into a 16-byte cache line fill. Returning KEN# active one clock before ready is returned during the last read in the cache line fill causes the line to be written to the on-chip cache. I/O accesses, locked reads, SMM address space accesses, and interrupt-acknowledge cycles are never cached.</p> <p>KEN# is internally connected to a pullup resistor to prevent it from floating active when left unconnected.</p>



Terminal Functions (continued)

TERMINAL NAME	NO.		DESCRIPTION
	168-PIN	208-PIN	
LOCK#	N15	207	<p>Lock (active low). This 3-state, bus-cycle-definition signal is asserted to deny access to the CPU bus by other bus masters. The LOCK# signal may be explicitly activated during bus operations by including the lock prefix on certain instructions. LOCK# is always asserted during descriptor and page table updates, interrupt-acknowledge sequences, and when executing the XCHG instruction. The microprocessor does not enter the hold-acknowledge state in response to HOLD while the LOCK# output is active.</p> <p>An external pullup resistor is recommended to ensure negation during hold-acknowledge states.</p>
M/IO#	N16	37	<p>Memory/I/O. This 3-state, bus-cycle-definition signal distinguishes between memory and I/O operations. When high, this signal indicates that the current bus cycle is a memory read or write. When low, M/IO# indicates that the current bus cycle is an I/O read, I/O write, interrupt acknowledge cycle, or a special bus cycle.</p>
NC†	A3 A14 B10 B12 B14 B16 J1	3 11 18 68 127 167 168 194	<p>Make no external connection.</p>
NMI	B15	51	<p>Nonmaskable Interrupt Request. This rising-edge-sensitive input causes the processor to suspend execution of the current instruction stream and begin execution of an NMI interrupt service routine. The NMI interrupt service request cannot be masked by software. Asserting NMI causes an interrupt which internally supplies interrupt vector 2h to the CPU core. External interrupt-acknowledge cycles are not necessary since the NMI interrupt vector is supplied internally.</p>
PCD	J17	41	<p>Page Cache Disable (active high). This output reflects the state of the PCD page attribute bit in the page table entry or the page directory entry. When paging is disabled or during cycles that are not paged, the PCD output is driven low. PCD is masked by the cache disable (CD) bit in CR0 and floats during bus hold states.</p>
PCHK#	Q17	4	<p>Parity Check (active low). This output is used to indicate that a parity error has occurred on a read operation. Parity is checked for all reads except interrupt acknowledge cycles and coprocessor I/O cycles, and it is only checked for valid bytes as indicated by the byte enable outputs and the bus size inputs. PCHK# is valid only during the clock immediately after read data is returned to the microprocessor and is inactive otherwise. Parity errors signaled by a logic low on PCHK# have no effect on processor execution.</p>
PLOCK#	Q16	206	<p>Pseudo Lock (active low). This output is asserted during reads and writes to/from memory that are greater than 32 bits meaning that multiple bus cycles are required to complete the read/write. PLOCK# is asserted during segment descriptor reads (64 bits), cache line fills (128 bits), and noncacheable prefetches (128 bits). The microprocessor does not enter a hold acknowledge state in response to HOLD while PLOCK# is active, except during noncacheable, nonburstable code prefetches. Under these conditions, the microprocessor acknowledges HOLD on bus-cycle boundaries even though PLOCK# is asserted.</p>
PWT	L15	40	<p>Page Write Through (active high). This output reflects the state of the PWT page attribute bit in the page table entry or the page directory entry. When paging is disabled or during cycles that are not paged, the PCD output is driven low. PWT floats during bus hold states.</p>
RDY#	F16	12	<p>Ready (active low). This input is generated by the system hardware to indicate that the current bus cycle can be terminated. During a read cycle, assertion of RDY# indicates that the system hardware has presented valid data to the CPU. When RDY# is sampled active, the microprocessor latches the input data and terminates the cycle. During a write cycle, RDY# assertion indicates that the system hardware has accepted the microprocessor output data. RDY# is active during address hold states.</p> <p>RDY# is internally connected to a pullup resistor to prevent it from floating active when left unconnected.</p>

† Connecting or terminating (high or low) any NC terminal(s) may cause unpredictable results or nonperformance of the microprocessor.



## Terminal Functions (continued)

TERMINAL NAME	NO.		DESCRIPTION
	168-PIN	208-PIN	
RESET	C16	48	<p>Reset (active high). When asserted, RESET suspends all operations in progress and places the microprocessor into a reset state. RESET is an asynchronous input but must meet specified setup and hold times to be properly recognized by the microprocessor at a particular clock edge. While RESET is active, only the HOLD input signal is recognized. The microprocessor output signals are initialized to their reset state during the internal reset sequence.</p> <p>Neither RESET nor WM_RST should be asserted during SMM as system hardware may not be returned to a known state if the SMI handler is not allowed to complete its routine.</p>
RPLSET1 RPLSET0	A13 C12	64 63	<p>Replacement Set 1-0 (active high). These 3-state outputs indicate which set in the cache is currently undergoing a line replacement. The RPLSET1-0 outputs are disabled (floated) following reset and can be enabled using the RPL bit in the CCR1 Configuration Control register.</p>
RPLVAL#	C13	70	<p>Replacement Set Valid (active low). This three-state output is asserted during a cache line fill cycle indicating that RPLSET1-0 are valid for the current cycle. This output and the RPLSET1-0 outputs are provided so that external hardware can implement the capability for monitoring the cache LRU replacement algorithm. The RPLVAL output is disabled (floated) following reset and can be enabled using the RPL bit in the CCR1 Configuration Control register.</p>
SMADS#	C10	59	<p>SMM Address Strobe (active low). SMADS#, a three-state output, is asserted instead of the ADS# during SMM bus cycles and indicates that SMM memory is being accessed. SMADS# floats while the CPU is in a hold-acknowledge or float state. The SMADS# output is disabled (floated) following reset and can be enabled using the SMI bit in the CCR1 Configuration Control register.</p> <p>If bit 3 of CCR3 is set, this signal becomes SMIACT#, which indicates that SMI is active.</p>
SMI#	A12	65	<p>System Management Interrupt (active low). This 3-state, bidirectional, level-sensitive, input/output signal is an interrupt with higher priority than the NMI interrupt. SMI# must be active for at least one clock period to be recognized by the microprocessor. After the SMI is acknowledged, the SMI# pin is driven low by the microprocessor for the duration of the SMI service routine. The SMI# input is ignored following reset and can be enabled using the SMI bit in the CCR1 Configuration Control register.</p> <p>If bit 3 of CCR3 is set, this signal becomes an input only.</p> <p>An external pullup resistor is recommended to ensure negation during hold-acknowledge states.</p>
SUSP#	G15	73	<p>Suspend Request (active low). This input requests the microprocessor to enter suspend mode. After recognizing SUSP# active, the processor completes execution of the current instruction, any pending decoded instructions, and associated bus cycles. During suspend mode, internal clocks are stopped. With SUSPA# asserted, the external CLK input can be stopped in either phase. Stopping the CLK input reduces power consumption.</p> <p>To resume operation, the CLK input is restarted (if stopped), followed by negation of the SUSP# input. The microprocessor resumes instruction fetching and begins execution in the instruction stream at the point it stopped. SUSP# is a level-sensitive input but must meet specified setup and hold times to be properly recognized by the microprocessor at a particular clock edge. The SUSP# input is ignored following reset and can be enabled by setting the SUSP bit in the CCR2 Configuration Control register.</p> <p>SUSP# is internally connected to a pullup resistor to prevent it from floating active when left unconnected.</p>
SUSPA#	A10	71	<p>Suspend Acknowledge (active low). This output indicates that the microprocessor has entered the low-power suspend mode as a result of SUSP# assertion or execution of a HLT instruction. SUSPA# remains asserted until SUSP# is negated or until an interrupt is serviced if suspend mode was entered from a HLT instruction. The CLK input can be stopped after SUSPA# has been asserted to reduce power consumption. The SUSPA# output is disabled (floated) after reset and can be enabled by setting the SUSP bit in the CCR2 Configuration Control register.</p>



Terminal Functions (continued)

NAME	TERMINAL NO.		DESCRIPTION
	168-PIN	208-PIN	
UP#†	C11	—	Upgrade Present (active low). This input forces the T1486DX2 to float (3-state) all outputs and enter a power-down state.  UP# is internally connected to a pullup resistor to prevent it from floating active when left unconnected.
VCC	B7 B9 B11 C4 C5 E2 E16 G2 G16 H16 K2 K16 L16 M2 M16 P16 R3 R6 R8 R9 R10 R11 R14	2, 9 14, 19 20, 22 23, 25 29, 35 38, 42 44, 45 54, 56 60, 62 69, 77 80, 82 86, 89 95, 98 102, 106 111, 114 121, 128 131, 133 134, 136 137, 139 150, 155 162, 163 169, 172 176, 179 183, 185 188, 191 198, 200 205	Power Supply. All pins must be connected and used.

† 168-pin CPGA only



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Terminal Functions (continued)

NAME	TERMINAL NO.		DESCRIPTION	
	168-PIN	208-PIN		
VSS		A7	Ground Pins. All pins must be connected and used.	
		A9		
		A11		
		B3		
		B4		
		B5		1, 10
		E1		15, 21
		E17		28, 36
		G1		43, 52
		G17		53, 55
		H1		57, 61
		H17		76, 81
		K1		88, 94
		K17		97, 104
		L1		105, 107
		L17		110, 115
		M1		120, 122
		M17		132, 135
		P17		138, 146
		Q2		156, 157
	R4	170, 175		
	S6	181, 184		
	S8	189, 199		
	S9	201, 208		
	S10			
	S11			
	S12			
	S14			
WM_RST	B13	58	<p>Warm Reset (active high). When asserted, WM_RST suspends all operations in progress and places the microprocessor into a reset state. WM_RST is an asynchronous input but must meet specified setup and hold times to be properly recognized by the microprocessor at a particular clock edge. WM_RST differs from RESET in that the valid and dirty bits in the on-chip cache and the system control bits in the Configuration registers remain unchanged.</p> <p>When RESET and WM_RST are asserted simultaneously, WM_RST is ignored and RESET takes priority. WM_RST is ignored following RESET but can be enabled using the WBAK bit in CCR2. WM_RST has the same timing and duration specifications as RESET.</p> <p>Neither RESET nor WM_RST should be asserted during SMM as system hardware may not be returned to a known state if the SMI handler is not allowed to complete its routine.</p> <p>WM_RST is internally connected to a pulldown resistor to prevent it from floating active when left unconnected.</p>	
W/R#	N17	27	Write/Read. This 3-state, bus-cycle-definition signal is low during read cycles (data is read from memory, I/O, or interrupt acknowledge cycle) and is high during write bus cycles (data is written to memory, I/O, or a special bus cycle).	



## **execution pipeline**

The execution path in the TI486DX2 microprocessor consists of five pipelined stages optimized for minimal instruction-cycle times. These five stages are:

- Code fetch
- Instruction decode
- Microcode ROM access
- Execution
- Memory/register file write-back

These stages have hardware interlocks that permit execution overlap for successive instructions.

The 16-byte instruction-prefetch queue fetches code in advance and prepares it for decode, helping to minimize overall execution time. The instruction decoder then decodes four bytes of instructions per clock, eliminating the need for a queue of decoded instructions. Sequential instructions are decoded quickly and provided to the microcode. Nonsequential operations do not have to wait for a queue of decoded instructions to be flushed and refilled before execution continues. As a result, both sequential and nonsequential instruction execution times are minimized.

The execution stage uses a RISC-like, single-cycle execution unit and a 16-bit hardware multiplier. The write-back stage provides single-cycle, 32-bit access to the on-chip cache and posts all writes to the cache and system bus using a two-deep write buffer. Posted writes allow the execution unit to proceed with program execution while the bus-interface unit completes the write cycle.

## **on-chip write-back cache**

The on-chip cache is an 8K-byte unified instruction and data cache implemented using a four-way set associative architecture and a least recently used (LRU) replacement algorithm. The cache is designed for optimum performance in write-back mode; however, the cache can be operated in write-through mode. The cache line size is 16 bytes and new lines are allocated only during memory read cycles. Valid status is maintained on a 16-byte cache line basis, but modified or dirty status for write-back mode is maintained on a 4-byte (double-word) basis. Therefore, only the double words that have been modified are written back to external memory when a line is replaced in the cache. The CPU can access the cache in a single internal clock cycle for both reads and writes.

The TI486DX2 on-chip cache can be configured to run in write-through or in write-back mode. By using the write-back cache configuration, performance increases due to a reduction in the number of external memory write cycles. The write-back mode optimizes performance of the CPU core as external memory writes are required only when a cache miss occurs, a modified line is replaced in the cache, or an external bus master requires access to the data. The write-back architecture is especially effective in improving performance of the TI486DX2 devices.

Write-through cache architectures require that all writes to the cache simultaneously update external memory. These updates are unnecessary as long as the cache contains the updated instruction/data necessary to perform the operations. The write-back architecture allows the data to be written to the cache without updating external memory, thereby eliminating unnecessary external writes that can reduce system performance.

### floating-point unit (FPU) operations

The TI486DX2 FPU high-performance coprocessor is an integrated part of the microprocessor, thereby eliminating the overhead associated with an external math coprocessor. When the FPU is not in use it is automatically powered down to reduce power consumption. The external system is supported by two terminals, FERR# and IGNNE#. FERR# output reports that an unmasked floating point error has occurred. The input IGNNE# is provided so that the system can signal the processor to ignore numeric error.

### clock-doubling

The TI486DX2 microprocessor is designed with an on-chip clock-doubler feature. Upon power-up, the microprocessor's internal core operates at twice the input clock frequency, while the external bus interface remains the same as the input clock frequency. This increases the speed of the on-chip cache, FPU, instruction decode, and instruction execution while the external interface remains the same.

The TI486DX2 provides up to 1.8 times the performance of a 486DX at the same external clock frequency. This performance is achieved by doubling the frequency of the input clock to drive the CPU core. To further enhance this architecture, the TI486DX2 on-chip cache avoids unnecessary external memory accesses by taking advantage of cache write-back and the support of eight write buffers.

In addition to the clock-doubler feature, the TI486DX2 microprocessor supports stopping the CLK input.

### power management

The TI486DX2 microprocessors incorporate advanced power-management features such as suspend mode, static operation, and operation at 3.45 V. These capabilities are attractive for battery-powered notebook and energy-efficient desktop PC systems.

### system-management mode (SMM)

System-management mode (SMM) provides an additional interrupt and a separate address space that can be used for system power management or software-transparent emulation of I/O peripherals. SMM is entered using the system-management interrupt (SMI#) input or the SMINT instruction. SMI# has a higher priority than any other interrupt. While running in protected SMM address space, the SMI interrupt routine can execute without interfering with the operating system or application programs.

After receiving an SMI# interrupt, portions of the CPU state are automatically saved, SMM is entered, and program execution begins at the base of SMM address space. The location and size of the SMM memory is programmable in the TI486DX2 microprocessors. Eight SMM instructions have been added to the 486 instruction set that permit software entry into SMM and saving and restoring the total CPU state when in SMM mode.

### suspend mode and static operation

The power-management feature in the TI486DX2 microprocessors allows a dramatic reduction in the current required when the microprocessor is in suspend mode (typically using less than one percent of the operating current). Suspend mode is entered either by a hardware- or software-initiated action. Using hardware to initiate suspend mode involves a two-pin handshake using the SUSP# and SUSPA# signals.

The software initiates suspend mode with execution of the HLT instruction. Once the microprocessor is in suspend mode, power consumption can be reduced further by stopping the external clock input. The resulting current draw is typically 200  $\mu$ A.

Since these microprocessors are static devices, no internal CPU data is lost when the clock input is stopped.

### mixed 3.45-V and 5-V operation

The TI486DX2 devices operate from a 3.45-V supply. The microprocessors feature 5-V-tolerant inputs and outputs meaning that they can be incorporated in system designs that use both 3.45-V and 5-V devices.



**electrical specifications**

Electrical specifications include electrical connection requirements for all package pins, maximum ratings, recommended operating conditions, dc electrical characteristics, and ac characteristics.

**electrical connections**

Requirements are given for power and ground connections, decoupling, termination of inputs with internal pullup/pulldown resistors, termination of system functional inputs requiring external pullup resistors, termination of unused inputs, and connection to terminals designated NC.

**power and ground connections and decoupling**

The TI486DX2 microprocessors must be installed and tested using standard high-frequency techniques. The high clock frequencies used in the microprocessors and their output buffer circuits can cause transient power surges when several output buffers switch output levels simultaneously. These effects can be minimized by filtering the dc power leads with low-inductance decoupling capacitors, by using low-impedance wiring, and by making connection to all of the  $V_{CC}$  and  $V_{SS}$  (GND) terminals.

**pullup/pulldown resistors**

Table 5 lists the terminals that are internally connected to pullup or pulldown resistors. The pullup resistors are connected to  $V_{CC}$  and the pulldown resistors are connected to  $V_{SS}$ . When unused, these inputs do not require connection to external pullup or pulldown resistors. The SUSP# terminal is unique because it is connected to a pullup resistor only when it is not asserted.

The internal pullup and pulldown resistors are designed to tie-off the individual internal signal associated with that pin. External signals should not be terminated to any of these pins.

**Table 5. Terminals Connected to Internal Pullup and Pulldown Resistors**

SIGNAL	168-TERMINAL	208-TERMINAL	RESISTOR
A20M#	D15	47	Pullup
AHOLD	A17	17	Pulldown
BOFF#	D17	6	Pullup
BS16#	C17	7	Pullup
BS8#	D16	8	Pullup
BRDY#	H15	5	Pullup
EADS#	B17	46	Pullup
FLUSH#	C15	49	Pullup
IGNNE#	A15	72	Pullup
INVAL	S4	67	Pullup
KEN#	F15	13	Pullup
RDY#	F16	12	Pullup
UP#†	C11	194	Pullup
SUSP#	G15	73	Pullup
WM_RST	B13	58	Pulldown

† 168-pin CPGA only

TI recommends that the ADS#, LOCK#, and SMI# output terminals be connected to pullup resistors, as indicated in Table 6. The external pullups ensure that the signals remain negated during hold-acknowledge states.

**Table 6. Terminals Requiring External Pullup Resistors**

SIGNAL	168-TERMINAL	208-TERMINAL	EXTERNAL RESISTOR
ADS#	S17	203	20-k $\Omega$ pullup
LOCK#	N15	207	20-k $\Omega$ pullup
SMI#	A12	65	20-k $\Omega$ pullup

**NC designated terminals**

Terminals designated NC must be left disconnected. Connecting or terminating any NC terminal(s) to a pullup resistor, pulldown resistor, or an active signal can cause unpredictable results or nonperformance of the microprocessor.

**unused signal input terminals**

All signal inputs not used by the system designer and not listed in Table 5 should be connected either to  $V_{SS}$  or to  $V_{CC}$ . Connect active-high inputs to  $V_{SS}$  through a 20-k $\Omega$  ( $\pm 10\%$ ) pulldown resistor and active-low inputs to  $V_{CC}$  through a 20-k $\Omega$  ( $\pm 10\%$ ) pullup resistor to prevent possible spurious operation.

**absolute maximum ratings over operating case temperature range (unless otherwise noted)†**

Supply voltage, $V_{CC}$ .....	-0.5 to 4 V
Voltage on any terminal .....	-0.5 to 6 V
Input clamp current, $I_{IK}$ .....	10 mA
Output clamp current, $I_{OK}$ .....	25 mA
Case temperature, $T_C$ .....	-65°C to 110°C
Storage temperature, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

**recommended operating conditions**

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	With respect to $V_{SS}$		V
$V_{IH}$	High-level input voltage	2	5.5	V
$V_{IL}$	Low-level input voltage	-0.3	0.6	V
$I_{OH}$	High-level output current	$V_{OH} = V_{OH}(\text{min})$		mA
$I_{OL}$	Low-level output current	$V_{OL} = V_{OL}(\text{max})$		mA
$T_C$	Case temperature	Power applied	GA 168-pin PGA	0 85
			WR 208-pin QFP	0 75



electrical characteristics at recommended operating conditions

PARAMETER		TEST CONDITIONS	168-PIN PACKAGE		208-PIN PACKAGE		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 5 mA			0.35		0.35	V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -1 mA	2.4			2.4		V
I <sub>I</sub>	Input current (leakage)	V <sub>IN</sub> = 0, V <sub>IN</sub> ≥ V <sub>CC</sub> , See Note 1			±15		±15	μA
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = 2.4 V, See Note 2			200		200	μA
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0.45 V, See Note 1			-400		-400	μA
I <sub>CC</sub>	Supply current (active mode)	T1486DX2-G66	CLK = 66 MHz, See Note 3	400	850	400	850	mA
		T1486DX2-G80	CLK = 80 MHz, See Note 3	450	950	450	950	mA
I <sub>CCSM</sub>	Supply current (suspend mode)	T1486DX2-66	CLK = 66 MHz, See Notes 3 and 4	14	46	14	46	mA
		T1486DX2-80	CLK = 80 MHz, See Notes 3 and 4	16	48	16	48	mA
I <sub>CCSS</sub>	Supply current (standby)	0 MHz, Suspended, CLK stopped, See Note 5	0.2	15		0.2	1	mA
C <sub>i</sub>	Input capacitance	f = 1 MHz, See Note 5			20		20	pF
C <sub>o</sub>	Output or I/O capacitance	f = 1 MHz, See Note 6			20		20	pF
C <sub>clk</sub>	Clock input capacitance	f = 1 MHz, See Note 6			20		20	pF

† Typical values are at V<sub>CC</sub> = 3.45 V and T<sub>A</sub> = 25°C.

- NOTES:
1. Applicable for all input terminals except those with an internal pullup resistor. See Table 5.
  2. Applicable for all inputs that have an internal pulldown resistor. See Table 5.
  3. Refers to the internal frequency
  4. All inputs at 0.4 V or V<sub>CC</sub>-0.4. All inputs held static, (except CLK as indicated). All outputs unloaded (static I<sub>OUT</sub> = 0). Valid for UP# = 0 (168-pin CPGA only).
  5. All inputs at 0.4 V or V<sub>CC</sub>-0.4. All inputs held static,. All outputs unloaded (static I<sub>OUT</sub> = 0).
  6. Not 100% tested



**switching characteristics**

The switching characteristics provide detailed information regarding measurement points, specific timing requirements for setup and hold times, and propagation delay times of the TI486DX2 microprocessors.


**measurement points for switching characteristics**

The rising-clock-edge reference level,  $V_{ref}$ , and other reference levels are specified in Table 7. Input or output signals must cross these levels during testing.

**Table 7. Measurement Levels for Switching Characteristics**

SYMBOL	MEASUREMENT LEVEL	UNIT
$V_{ref}$	1.5	V
$V_{IHD}$	2.3	V
$V_{ILD}$	0	V

Figure 3 shows delays (A and B) and input setup and hold times (C and D). Input setup and hold times are specified minimums, defining the smallest acceptable sampling window during which a synchronous input signal must be stable for correct operation.



- LEGEND: A - Maximum Output Delay Specification  
 B - Minimum Output Delay Specification  
 C - Minimum Input Setup Specification  
 D - Minimum Input Hold Specification

**Figure 3. Measurement Points for Delay, Setup, and Hold Times**

switching characteristics and timing requirements for TI486DX2-G66 over recommended supply voltage and operating case temperature ranges

PARAMETER	ALT. SYMBOL	FIGURES	NOTES	TI486DX2-G66		UNIT
				MIN	MAX	
t <sub>clock</sub> CLK frequency (internal)	t <sub>CLK</sub>		see Note 7		66	MHz
t <sub>c</sub> CLK period	T1			30		
t <sub>wH</sub> Pulse duration, CLK high	T2	Figure 4	see Note 8	11		ns
t <sub>wL</sub> Pulse duration, CLK low	T3			11		
t <sub>f</sub> CLK fall time	T4				3	
t <sub>r</sub> CLK rise time	T5				3	
t <sub>pd</sub> A31-A2, ADS#, BE3# - BE0#, BREQ, D/C#, HLDA, FERR#, LOCK#, M/IO#, PCD, PWT, W/R# valid delay	T6	Figure 6	C <sub>L</sub> = 50 pF	2	16	ns
t <sub>pd</sub> SMADS#, SMI# valid delay	T6a	Figure 6	C <sub>L</sub> = 50 pF	2	16	
t <sub>dis</sub> A31-A2 ADS#, BE3# - BE0#, BREQ, D/C#, HLDA, LOCK#, M/IO#, PCD, PWT, W/R# float delay	T7	Figure 7	see Note 9		20	
t <sub>dis</sub> SMADS#, SMI# float delay	T7a	Figure 7	see Note 9		20	
t <sub>pd</sub> PCHK# valid delay	T8	Figure 5	C <sub>L</sub> = 50 pF	2	22	ns
t <sub>pd</sub> BLAST#, PLOCK# valid delay	T8a	Figure 6		2	20	
t <sub>pd</sub> HITM#, RPLSET1-0, RPLVAL#, SUSPA# valid delay	T8b	Figure 6		2	20	
t <sub>dis</sub> BLAST#, PLOCK# float delay	T9	Figure 7	see Note 9		20	
t <sub>dis</sub> RPLSET1-0, RPLVAL# Float delay	T9a	Figure 7	see Note 9		22	
t <sub>pd</sub> D31-0, DP3-0 write valid delay	T10	Figure 6	C <sub>L</sub> = 50 pF see Note 10	2	19	ns
t <sub>pd</sub> D31-0, DP3-0 write float delay	T11	Figure 7	C <sub>L</sub> = 50 pF see Note 9		20	
t <sub>su</sub> EADS# setup time	T12	Figure 8		6		ns
t <sub>su</sub> INVAL setup time	T12a			6		
t <sub>h</sub> EADS# hold time	T13			3		
t <sub>h</sub> INVAL hold time	T13a			3		
t <sub>su</sub> BS16#, BS8#, KEN# setup time	T14	Figure 8		6		ns
t <sub>h</sub> BS16#, BS8#, KEN# hold time	T15			3		
t <sub>su</sub> BRDY#, RDY# setup time	T16	Figure 8		6		ns
t <sub>su</sub> BRDY#, RDY# setup time	T17			3		
t <sub>su</sub> AHOLD, HOLD setup time	T18	Figure 8		6		ns
t <sub>su</sub> BOFF# setup time	T18a			9		
t <sub>h</sub> AHOLD, HOLD, BOFF# hold time	T19			3		
t <sub>su</sub> A20M#, FLUSH#, IGNNE#, INTR, NMI, RESET setup time	T20	Figure 8	see Note 11	6		ns
t <sub>su</sub> SMI#, SUSP#, WM_RST setup time	T20a			6		
t <sub>h</sub> A20M#, FLUSH#, IGNNE#, INTR, NMI, RESET hold time	T21	Figure 8	see Notes 10 and 11	3		ns
t <sub>h</sub> SMI#, SUSP#, WM_RST hold time	T21a			3		
t <sub>su</sub> A31-4, D31-0, DP3-0 read setup time	T22	Figure 8		6		ns
t <sub>h</sub> A31-4, D31-0, DP3-0 read hold time	T23			3		

- NOTES: 7. Input clock can be stopped; therefore, minimum CLK frequency is 0 MHz.  
 8. These parameters are not tested. They are determined by design characterization.  
 9. Float condition occurs when maximum output current becomes less than I<sub>l</sub> in magnitude. Float is not 100% tested.  
 10. Not 100% tested.  
 11. These inputs are allowed to be asynchronous to CLK. The setup and hold specifications are given for testing purposes, to assure recognition within a specific CLK period.



switching characteristics and timing requirements for TI486DX2-G80 over recommended supply voltage and operating case temperature ranges

PARAMETER	ALT. SYMBOL	FIGURES	NOTES	TI486DX2-G80		UNIT
				MIN	MAX	
$f_{clock}$ CLK frequency (internal)	$f_{CLK}$		see Note 7		80	MHz
$t_c$ CLK period	T1			25		
$t_{wH}$ Pulse duration, CLK high	T2			9		
$t_{wL}$ Pulse duration, CLK low	T3	Figure 4	see Note 8	9		ns
$t_f$ CLK fall time	T4					
$t_r$ CLK rise time	T5				3	
					3	
$t_{pd}$ A31-A2, ADS#, BE3#-BE0#, BREQ, D/C#, HLDA, FERR#, LOCK#, M/IO#, PCD, PWT, W/R# valid delay	T6	Figure 6	$C_L = 50$ pF	3	14	ns
$t_{pd}$ SMADS#, SMI# valid delay	T6a	Figure 6	$C_L = 50$ pF	3	14	
$t_{dis}$ A31-A2 ADS#, BE3#-BE0#, BREQ, D/C#, HLDA, LOCK#, M/IO#, PCD, PWT, W/R# float delay	T7	Figure 7	see Note 9		19	
$t_{dis}$ SMADS#, SMI# float delay	T7a	Figure 7	see Note 9		19	
$t_{pd}$ PCHK# valid delay	T8	Figure 5	$C_L = 50$ pF	3	18	ns
$t_{pd}$ BLAST#, PLOCK# valid delay	T8a	Figure 6		3	16	
$t_{pd}$ HITM#, RPLSET1-0, RPLVAL#, SUSPA# valid delay	T8b	Figure 6		3	16	
$t_{dis}$ BLAST#, PLOCK# float delay	T9	Figure 7	see Note 9		16	
$t_{dis}$ RPLSET1-0, RPLVAL# Float delay	T9a	Figure 7	see Note 9		16	
$t_{pd}$ D31-0, DP3-0 write valid delay	T10	Figure 6	$C_L = 50$ pF see Note 10	3	17	ns
$t_{pd}$ D31-0, DP3-0 write float delay	T11	Figure 7	$C_L = 50$ pF see Note 9		19	
$t_{su}$ EADS# setup time	T12	Figure 8		6		ns
$t_{su}$ INVAL setup time	T12a			6		
$t_h$ EADS# hold time	T13			3		
$t_h$ INVAL hold time	T13a			3		
$t_{su}$ BS16#, BS8#, KEN# setup time	T14	Figure 8		6		ns
$t_h$ BS16#, BS8#, KEN# hold time	T15			3		
$t_{su}$ BRDY#, RDY# setup time	T16	Figure 8		6		ns
$t_{su}$ BRDY#, RDY# setup time	T17			3		
$t_{su}$ AHOLD, HOLD setup time	T18	Figure 8		6		ns
$t_{su}$ BOFF# setup time	T18a			8		
$t_h$ AHOLD, HOLD, BOFF# hold time	T19			3		
$t_{su}$ A20M#, FLUSH#, IGNNE#, INTR, NMI, RESET setup time	T20	Figure 8	see Note 11	6		ns
$t_{su}$ SMI#, SUSP#, WM_RST setup time	T20a			6		
$t_h$ A20M#, FLUSH#, IGNNE#, INTR, NMI, RESET hold time	T21	Figure 8	see Notes 10 and 11	3		ns
$t_h$ SMI#, SUSP#, WM_RST hold time	T21a			3		
$t_{su}$ A31-4, D31-0, DP3-0 read setup time	T22	Figure 8		6		ns
$t_h$ A31-4, D31-0, DP3-0 read hold time	T23			3		

- NOTES: 7. Input clock can be stopped; therefore, minimum CLK frequency is 0 MHz.  
 8. These parameters are not tested. They are determined by design characterization.  
 9. Float condition occurs when maximum output current becomes less than  $I_L$  in magnitude. Float is not 100% tested.  
 10. Not 100% tested.  
 11. These inputs are allowed to be asynchronous to CLK. The setup and hold specifications are given for testing purposes, to assure recognition within a specific CLK period.



switching waveforms

Switching waveforms for the TI486DX2 microprocessor are illustrated in Figure 4 through Figure 8.




Figure 4. CLK Timing Measurement Points




Figure 5. PCHK# Valid Delay Timing




Figure 6. Output Signal Valid Delay Timing




Figure 7. Output Signal Float Delay Timing




Figure 8. Input Signal Setup and Hold Timing

**thermal characteristics**


The junction-to-ambient (typical) values vary for individual applications depending on factors relating to how the device is mounted and the surrounding environment such as:

- Circuit trace density of the printed circuit board (PCB) and/or the presence or absence of ground or power planes internal to the PCB that affect the ability of the board to conduct heat away from the device
- Whether the device is soldered to the PCB or is inserted into a socket
- Orientation of the PCB on which device is mounted and the proximity of adjacent PCBs or system enclosure features that impede natural convection air circulation around the device
- Ambient-air temperature in close proximity to the device and the proximity of other high-power devices in the system

The final responsibility for verifying designs incorporating any version of a TI microprocessor rests with the customer originating the design. Recommended case temperature extremes are specified in recommended operating conditions.

**airflow measurement setup**

The wind tunnel used for airflow measurements is represented schematically in Figure 9.



**Figure 9. Wind Tunnel Schematic Diagram**

Typically, the devices undergoing thermal test are mounted on a test board consisting of 0.062-inch thick FR4 printed circuit board material with one-ounce copper etch. Surface-mount devices are soldered to the test board using matching footprints with the minimal circuit-trace density required to electrically interconnect the device to the board. PGA devices are typically inserted in a socket that is soldered to the test board.

**thermal parameter definitions**

The maximum average junction temperature ( $T_{Jmax}$ ) and the maximum ambient temperature ( $T_{Amax}$ ) can be calculated using the following equations:

$$T_{Jmax} = T_C + (P_{max} \times R_{\theta JC})$$

$$T_{Amax} = T_J - (P_{max} \times R_{\theta JA})$$

where:

- $T_{Jmax}$  = Maximum average junction temperature (°C)
- $T_C$  = Case temperature at top center of package (°C)
- $P_{max}$  = Maximum device power dissipation (W)
- $R_{\theta JC}$  = Junction-to-case thermal resistance (°C/W)
- $T_{Amax}$  = Maximum ambient temperature (°C)
- $T_J$  = Average junction temperature (°C)
- $R_{\theta JA}$  = Junction-to-ambient thermal resistance (°C/W)

Values for  $R_{\theta JA}$  and  $R_{\theta JC}$  are given in Table 8 and Table 9 for various airflows.

**Table 8. 168-Pin CPGA Thermal Resistance and Airflow**

AIRFLOW (FT/MIN)	THERMAL RESISTANCE (°C/W)	
	168-PIN CERAMIC PGA PACKAGE	
	$R_{\theta JC}$	$R_{\theta JA}$
0	3	19
100	3	16
200	3	14
400	3	11
600	3	10

Thermal resistance values shown are based on measurements made on similar ceramic PGA packages.

**Table 9. 208-Pin CQFP Thermal Resistance and Airflow**

AIRFLOW (FT/MIN)	THERMAL RESISTANCE (°C/W)	
	208-PIN CERAMIC QUAD FLAT PACKAGE	
	$R_{\theta JC}$	$R_{\theta JA}$
0	4	29
100	4	25
200	4	22
400	4	19
600	4	16

Thermal resistance values shown are based on measurements made on similar ceramic PGA packages.



**mechanical specifications**

The TI486DX2 microprocessor is supplied in the following packages:

- 168-pin, ceramic pin grid array package
- 208-pin, ceramic quad flat package

Mechanical specifications provide physical dimensions for the 168-pin and 208-pin packages.

Industry-standard dimensioned drawings are supplied for each package.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

MECHANICAL DATA

CPGA-168 PIN

CERAMIC PIN GRID ARRAY




NOTES: A. All linear dimensions are in millimeters (inches).  
 B. This drawing is subject to change without notice.

MECHANICAL DATA

WR (S-GQFP-G208)

CERAMIC QUAD FLATPACK (DIE-DOWN)



NOTES: A. All linear dimensions are in inches (millimeters).  
B. This drawing is subject to change without notice.