# IEC/IEEE BUS INTERFACE


The HEF4738V is an implementation of the IEC-bus as described in IEC report 66 CO 22 (interface system for programmable measuring apparatus) as well as in IEEE standard 488-1975 (standard digital interface for programmable instrumentation).

Together with bus-drivers, level converters and multiplexers it is suitable for connecting electronic programmable and non-programmable equipment to an IEC/IEEE interface bus.

All inputs have standard HE4000B family levels.

In the circuit the following standard interface functions are incorporated:

- Complete source handshake (subset SH1)
- Complete acceptor handshake (subset AH1)
- Basic talker with serial poll and talk-only mode (when It = LOW, subset T1; It = HIGH, subset T5)
- Basic listener with listen-only mode (when It = LOW, subset L1; It = HIGH, subset L3)
- Complete service request (subset SR1)
- Complete remote local (subset RL1)
- Remote parallel poll configuration (subset PP1)
- Complete device clear (subset DC1)
- Complete device trigger (subset DT1)



•

di di ana ana anda di			
rating	recommended operating		
-0.5 to 18	4.5 to 12.5 V		

SUPPLY VOLTAGE

FAMILY DATA

IDD LIMITS category LSI

see Family Specifications

#### GENERAL DESCRIPTION

The inputs IRFD, IDAC, IDAV, IIFC, IREN, IATN, IIDY and IDIO1 to IDIO7 must be connected via an inverting TTL to LOCMOS level converter to the respective bus lines: NRFD, NDAC, DAV, IFC, REN, ATN, IDY and DIO1 to DIO7.

The outputs ORFD, ODAC, ODAV and OSRO can drive one standard TTL load and are suitable for driving NRFD, NDAC, DAV and SRO via an inverting bus-driver circuit.

The parallel poll outputs OP1, OP2, OP3 and OPP can also drive one standard TTL load. Outputs OP1, OP2 and OP3 are connected to flip-flops, which store the attendant bits P1, P2 and P3 of the last PPE message. OP1, OP2 and OP3 have to be decoded externally and multiplexed to the DIO-lines when OPP is LOW.

All other output stages are standard HE4000B family.

Most of the functions in the IEC/IEEE interface IC are realized with synchronous sequential logic, which is driven from the clock input CP. HIGH to LOW transitions are used to synchronize input signals and LOW to HIGH transitions trigger the internal flip-flops. In order to meet the IEC/IEEE timing specifications, the maximum clock frequency is 2 MHz. The maximum data transfer is then 200 kbytes/second.

Input Irdy (not ready for next message) and output Odvd (data valid device) are intended for a twowire handshake procedure between the acceptor function in the IC and the data input of the device (instrument to be connected to the interface system). The procedure is made so, that if the device reacts fast enough, the handshake procedure can be omitted by interconnecting Odvd and Irdy. The conditions to be fulfilled by the device are:

- The device must be able to accept a data byte within one clock period after dvd goes HIGH under all conditions.
- The device must be ready to process a data byte within two clock periods plus the minimum settling time of the talker devices under all conditions.

Input Inba (not new byte available) and output Odcd (don't change data) are intended for a two-wire handshake procedure with the source function in the IC and the data output of the device (instrument). The procedure is so made that if the device reacts fast enough the handshake procedure can be omitted by interconnecting Odcd and Inba. The conditions to be fulfilled by the device are:

- The device must be able to set a new data byte on the bus within one clock period after dcd goes LOW under all conditions.
- The device must be able to have the next data byte available within seven clock periods under all
  conditions.

Input Isr and output Ored should be connected to an external parallel-in/serial-out (when Ored is HIGH parallel-in, when LOW serial-out) shift register, which must be connected to the clock CP and must trigger on the LOW to HIGH transitions. The data on the parallel inputs of this external shift register are loaded in parallel and shifted-out via input Isr into an internal shift register. The eleven serial input signals are in the order of shifting: A5, A4, A3, A2, A1, ton, Ion, It, rsv, rtl and ist. Signals A5, A4, A3, A2 and A1 represent the device talker and listener address. When signal It (either listener or talker) is HIGH, a listener addressing sets the talker to the idle state and a talker addressing sets the listener to the idle state (subset T5 and L3). With It LOW, the device can be addressed to be a listener and a talker. Because of the serial input procedure, all these input signals arrive in the interface functions of the IC between 16 and 32 clock cycles.

The signals ton, Ion, rsv, rtl and ist are standard IEC/IEEE inputs. When using ton or Ion no controller action is possible.

The output Ocir or Otrg is HIGH for one clock pulse if DCAS (device clear active state) or DTAS (device trigger active state) respectively is active.

The output Oloc is HIGH when LOCS (local state) or LWLS (local with lock-out state) is active. Output OSRQ is HIGH when the rsv signal is read from the external shift register and the SRQS (request service state) is active. After this request has been answered by a serial poll, ORQS is HIGH in the APRS (affirmative poll response state). The inverted signal on ORQS must be multiplexed to busline DIO7, together with the status byte of the other DIO lines, when output Osp is HIGH in the SPAS (serial poll active state).

When the device is in the SPAS state the signal rsv may be removed (can be checked on OROS).

N.B.: When the interface has asked for service via rsv and is addressed as talker in the serial poll mode, a handshake must be initialized by the device via Inba.

Input lcats and output Otct are intended for use of this IC in a controller. When Icats is HIGH, the source handshake function will exit SIDS and SIWS and enter respectively SGNS and SWNS. When the controller function is not used, the input Icats must be connected to VSS. Output Otct is HIGH if the tct message is sent over the interface and the ACDS state is active. A HIGH on input Ipon sets each function to its initial state. This level can be set to LOW after the IC has received 32 clock pulses at stabilized supply voltage.

#### Note

After power-on the input Ipon must stay LOW for at least 32 clock pulses, then HIGH for 32 clock pulses in order to force the function to its initial state.

After this, Ipon must be set LOW.




Fig. 2 Pinning diagram; for abbreviations see the following list. HEF4738VP(N): 40-lead DIL;

plastic (SOT129-1)

(): Package Designator North America

#### Input pins

1,2,3,36,	= IDIO1 to 7:	input DIO
37,38,39		
$4 = \overline{11}\overline{0}\overline{Y}$		input IDY not
*9 = Isr		input shift register
11 = 11FC		input IFC not
12 = Ipon		input pon
13 = <b>IDAV</b>		input DAV not
14 = Irdy		input rdy not
18 = IATN		input ATN not
24 = IRFD	•	input RFD
25 = Inba		input nba not
26 = IDAC	geng na seta a	input DAC
27 = 1 cats		input cats
28 = IREN		input REN not
31 = CP		clock pulse input

#### **Output pins**

5 = OPP	output PP
* ***	
8,7,6, = OP1 to OP3	output P1 to P3
10 = Ored	output red
15 = ORFD	output RFD
16 = ODAC	output DAC
17 = Odvd	output dvd
19 = <del>OSRO</del>	output SRQ not
21 = ORQS	output RQS not
22 = Odcd	output dcd
23 = ODAV	output DAV not
29 = Osp	output sp
30 = Ota	output ta
32 = Oloc	output loc
33 = Ocir	output cir
34 = Otct	output tct
35 = Otrg	output trg

# Supply pins

20 = V <sub>SS</sub> :	more negative supply line
$40 = V_{DD}:$	more positive supply line

<sup>\*</sup> Isr is serial input for signals A5, A4, A3, A2, A1, ton, lon, lt, rsv, rtl and ist.

## Note

Because the circuit uses positive logic and the bus uses negative logic, all inputs and outputs to the bus must be inverted. For that reason, all terminals that are working with the bus have mnemonics which are the inverted ones of those on the bus.




Fig. 3 Block diagram.

### LIST OF USED ABBREVIATIONS

LIST OF US	SED ABBREVIATIONS	
A1 to A5	address	SGNS
ACDS	acceptor data state	SIDS
APRS	affirmative poll response state	SIWS
ATN	attention	SD
AVD	address valid	SPAS
cats	controller active or transfer state	SPD
clr	device clear	SPE
CVD	command valid	sr
DAC	data accepted	SRQ
DAV	data valid	SRQS
DCAS	device clear active state	SWNS
dcd	don't change data	ta
DCL	device clear	tct
DIO	data input output	ton
DTAS	device trigger active state	trg
dvd	data valid device	UNL
EOI	end of output/identify	
GTL	go to local	
IDY	identify	
IFC	interface clear	
ist	individual status	
LLO	local lock-out	
loc	local	
Locs	local state	
lon	listen only	
lt.	decides whether the device can only be	
	listener/talker or listener and talker	
	simultaneously	
LWLS	local with lock-out state	
MLA	my listen address	
MTA	my talk address	
nba	new byte available	
NRFD	not ready for data	
NDAC	not data accepted	
OTA	other talk address	
P1 to P3	parallel response messages	
PCA	parallel poll configure accepted	
pon	power on	
PP	parallel poll message enable	
PPC	parallel poll configure	
PPD	parallel poll disable	
PPE	parallel poll enable	
PPU	parallel poll unconfigure	
rdy	ready for next message	
red	ready for next shift cycle	
REN	remote enable	
RFD	ready for data	
RQS	requested service	
rsv	request for service	
rtl	return to local	
000	to the total control of	

source generate state
source idle state
source idle wait state
serial poll
serial poll active state
serial poll disable
serial poll enable
shift register
service request
request service state
source wait for new cycle state

talker active talk control talk only trigger unlisten

selected device clear

SDC

## D.C. CHARACTERISTICS

V<sub>SS</sub> = 0 V

	V <sub>DD</sub>		VOL VOH	symbol	T <sub>amb</sub> (°C) -40 +25			+85		
	V				min. max.	min.	max.	min.	max.	
Output current	5		2,5		3	2,5		2,0		mA
HIGH; see note	5		4,6	-loh	1	0,85		0,65		mΑ
·	10		9,5		3	2,5		2,0		mΑ
Output current LOW; see note	4,75	0,4		ļ	2,7	2,3		1,8		mΑ
	10	0,5		OL	9,5	8,0		6,3		mΑ
Quiscent device current	5 10			IDD	50 100		50 100		375 750	μ <b>Α</b> μ <b>Α</b>

## Note

Output currents for pins: 5 = OPP, 6 = OP3, 7 = OP2, 8 = OP1, 15 = ORFD, 16 = ODAC; 19 = OSRQ, 23 = ODAV. These pins can drive one standard TTL load.




Fig. 4 Waveforms showing data exchange in talker function.




Fig. 5 Waveforms showing data exchange in listener function.

# **APPLICATION INFORMATION**




Fig. 6 Basic listener and talker. Serial and parallel poll are not implemented.