

IEC/IEEE BUS INTERFACE

The HEF4738V is an implementation of the IEC-bus as described in IEC report 66 CO 22 (interface system for programmable measuring apparatus) as well as in IEEE standard 488-1975 (standard digital interface for programmable instrumentation).

Together with bus-drivers, level converters and multiplexers it is suitable for connecting electronic programmable and non-programmable equipment to an IEC/IEEE interface bus.

All inputs have standard HE4000B family levels.

In the circuit the following standard interface functions are incorporated:

- Complete source handshake (subset SH1)
- Complete acceptor handshake (subset AH1)
- Basic talker with serial poll and talk-only mode (when $I_t = \text{LOW}$, subset T1; $I_t = \text{HIGH}$, subset T5)
- Basic listener with listen-only mode (when $I_t = \text{LOW}$, subset L1; $I_t = \text{HIGH}$, subset L3)
- Complete service request (subset SR1)
- Complete remote local (subset RL1)
- Remote parallel poll configuration (subset PP1)
- Complete device clear (subset DC1)
- Complete device trigger (subset DT1)
- Some controller facilities




Fig. 1 Basic IEC/IEEE bus interface using the HEF4738V.

SUPPLY VOLTAGE

rating	recommended operating
-0,5 to 18	4,5 to 12,5 V

FAMILY DATA

I_{DD} LIMITS category LSI

} see Family Specifications

GENERAL DESCRIPTION

The inputs $\overline{\text{IRFD}}$, $\overline{\text{IDAC}}$, $\overline{\text{IDAV}}$, $\overline{\text{IFC}}$, $\overline{\text{IREN}}$, $\overline{\text{IATN}}$, $\overline{\text{IDY}}$ and $\overline{\text{IDIO1}}$ to $\overline{\text{IDIO7}}$ must be connected via an inverting TTL to LOC MOS level converter to the respective bus lines: $\overline{\text{NRFD}}$, $\overline{\text{NDAC}}$, $\overline{\text{DAV}}$, $\overline{\text{IFC}}$, $\overline{\text{REN}}$, $\overline{\text{ATN}}$, $\overline{\text{IDY}}$ and $\overline{\text{DIO1}}$ to $\overline{\text{DIO7}}$.

The outputs $\overline{\text{ORFD}}$, $\overline{\text{ODAC}}$, $\overline{\text{ODAV}}$ and $\overline{\text{OSRQ}}$ can drive one standard TTL load and are suitable for driving $\overline{\text{NRFD}}$, $\overline{\text{NDAC}}$, $\overline{\text{DAV}}$ and $\overline{\text{SRQ}}$ via an inverting bus-driver circuit.

The parallel poll outputs $\overline{\text{OP1}}$, $\overline{\text{OP2}}$, $\overline{\text{OP3}}$ and $\overline{\text{OPP}}$ can also drive one standard TTL load. Outputs $\overline{\text{OP1}}$, $\overline{\text{OP2}}$ and $\overline{\text{OP3}}$ are connected to flip-flops, which store the attendant bits $\overline{\text{P1}}$, $\overline{\text{P2}}$ and $\overline{\text{P3}}$ of the last PPE message. $\overline{\text{OP1}}$, $\overline{\text{OP2}}$ and $\overline{\text{OP3}}$ have to be decoded externally and multiplexed to the $\overline{\text{DIO}}$ -lines when $\overline{\text{OPP}}$ is LOW.

All other output stages are standard HE4000B family.

Most of the functions in the IEC/IEEE interface IC are realized with synchronous sequential logic, which is driven from the clock input CP. HIGH to LOW transitions are used to synchronize input signals and LOW to HIGH transitions trigger the internal flip-flops. In order to meet the IEC/IEEE timing specifications, the maximum clock frequency is 2 MHz. The maximum data transfer is then 200 kbytes/second.

Input $\overline{\text{rdy}}$ (not ready for next message) and output $\overline{\text{Odv}}$ (data valid device) are intended for a two-wire handshake procedure between the acceptor function in the IC and the data input of the device (instrument to be connected to the interface system). The procedure is made so, that if the device reacts fast enough, the handshake procedure can be omitted by interconnecting $\overline{\text{Odv}}$ and $\overline{\text{rdy}}$. The conditions to be fulfilled by the device are:

- The device must be able to accept a data byte within one clock period after $\overline{\text{dvd}}$ goes HIGH under all conditions.
- The device must be ready to process a data byte within two clock periods plus the minimum settling time of the talker devices under all conditions.

Input $\overline{\text{nb}}$ (not new byte available) and output $\overline{\text{Odc}}$ (don't change data) are intended for a two-wire handshake procedure with the source function in the IC and the data output of the device (instrument). The procedure is so made that if the device reacts fast enough the handshake procedure can be omitted by interconnecting $\overline{\text{Odc}}$ and $\overline{\text{nb}}$. The conditions to be fulfilled by the device are:

- The device must be able to set a new data byte on the bus within one clock period after $\overline{\text{dcd}}$ goes LOW under all conditions.
- The device must be able to have the next data byte available within seven clock periods under all conditions.

Input $\overline{\text{lsr}}$ and output $\overline{\text{Ored}}$ should be connected to an external parallel-in/serial-out (when $\overline{\text{Ored}}$ is HIGH parallel-in, when LOW serial-out) shift register, which must be connected to the clock CP and must trigger on the LOW to HIGH transitions. The data on the parallel inputs of this external shift register are loaded in parallel and shifted-out via input $\overline{\text{lsr}}$ into an internal shift register. The eleven serial input signals are in the order of shifting: $\overline{\text{A5}}$, $\overline{\text{A4}}$, $\overline{\text{A3}}$, $\overline{\text{A2}}$, $\overline{\text{A1}}$, $\overline{\text{ton}}$, $\overline{\text{lon}}$, $\overline{\text{lt}}$, $\overline{\text{rsv}}$, $\overline{\text{rtl}}$ and $\overline{\text{ist}}$. Signals $\overline{\text{A5}}$, $\overline{\text{A4}}$, $\overline{\text{A3}}$, $\overline{\text{A2}}$ and $\overline{\text{A1}}$ represent the device talker and listener address. When signal $\overline{\text{lt}}$ (either listener or talker) is HIGH, a listener addressing sets the talker to the idle state and a talker addressing sets the listener to the idle state (subset T5 and L3). With $\overline{\text{lt}}$ LOW, the device can be addressed to be a listener and a talker. Because of the serial input procedure, all these input signals arrive in the interface functions of the IC between 16 and 32 clock cycles.

The signals $\overline{\text{ton}}$, $\overline{\text{lon}}$, $\overline{\text{rsv}}$, $\overline{\text{rtl}}$ and $\overline{\text{ist}}$ are standard IEC/IEEE inputs. When using $\overline{\text{ton}}$ or $\overline{\text{lon}}$ no controller action is possible.

The output $\overline{\text{Oclr}}$ or $\overline{\text{Otrg}}$ is HIGH for one clock pulse if $\overline{\text{DCAS}}$ (device clear active state) or $\overline{\text{DTAS}}$ (device trigger active state) respectively is active.

The output $Oloc$ is HIGH when $LOCS$ (local state) or $LWLS$ (local with lock-out state) is active. Output \overline{OSRQ} is HIGH when the rsv signal is read from the external shift register and the $SRQS$ (request service state) is active. After this request has been answered by a serial poll, \overline{ORQS} is HIGH in the $APRS$ (affirmative poll response state). The inverted signal on \overline{ORQS} must be multiplexed to bus-line $DIO7$, together with the status byte of the other DIO lines, when output Osp is HIGH in the $SPAS$ (serial poll active state).

When the device is in the $SPAS$ state the signal rsv may be removed (can be checked on \overline{ORQS}).

N.B.: When the interface has asked for service via rsv and is addressed as talker in the serial poll mode, a handshake must be initialized by the device via \overline{Inba} .

Input $Icats$ and output $Otct$ are intended for use of this IC in a controller. When $Icats$ is HIGH, the source handshake function will exit $SIDS$ and $SIWS$ and enter respectively $SGNS$ and $SWNS$. When the controller function is not used, the input $Icats$ must be connected to V_{SS} . Output $Otct$ is HIGH if the tct message is sent over the interface and the $ACDS$ state is active. A HIGH on input $Ipon$ sets each function to its initial state. This level can be set to LOW after the IC has received 32 clock pulses at stabilized supply voltage.


Note

After power-on the input $Ipon$ must stay LOW for at least 32 clock pulses, then HIGH for 32 clock pulses in order to force the function to its initial state.

After this, $Ipon$ must be set LOW.

HEF4738V

LSI



Input pins

1,2,3,36,37,38,39 = IDIO1 to 7: input DIO
 4 = IDY input IDY not
 *9 = Isr input shift register
 11 = IIFC input IFC not
 12 = Ipon input pon
 13 = IDAV input DAV not
 14 = Irdy input rdy not
 18 = IATN input ATN not
 24 = IRFD input RFD
 25 = Inba input nba not
 26 = IDAC input DAC
 27 = Icats input cats
 28 = IREN input REN not
 31 = CP clock pulse input

Output pins

5 = OPP output PP
 8,7,6, = OP1 to OP3 output P1 to P3
 10 = Ored output red
 15 = ORFD output RFD
 16 = ODAC output DAC
 17 = Odvd output dvd
 19 = OSRQ output SRQ not
 21 = ORQS output RQS not
 22 = Odcd output dcd
 23 = ODAV output DAV not
 29 = Osp output sp
 30 = Ota output ta
 32 = Oloc output loc
 33 = Oclr output clr
 34 = Otct output tct
 35 = Otrg output trg

Supply pins

20 = VSS: more negative supply line
 40 = VDD: more positive supply line

* Isr is serial input for signals A5, A4, A3, A2, A1, ton, lon, lt, rsv, rtl and ist.

Note

Because the circuit uses positive logic and the bus uses negative logic, all inputs and outputs to the bus must be inverted. For that reason, all terminals that are working with the bus have mnemonics which are the inverted ones of those on the bus.

Fig. 2 Pinning diagram; for abbreviations see the following list.

HEF4738VP(N): 40-lead DIL;
 plastic (SOT129-1)

(): Package Designator North America




Fig. 3 Block diagram.

LIST OF USED ABBREVIATIONS

A1 to A5	address	SGNS	source generate state
ACDS	acceptor data state	SIDS	source idle state
APRS	affirmative poll response state	SIWS	source idle wait state
ATN	attention	sp	serial poll
AVD	address valid	SPAS	serial poll active state
cats	controller active or transfer state	SPD	serial poll disable
clr	device clear	SPE	serial poll enable
CVD	command valid	sr	shift register
DAC	data accepted	SRQ	service request
DAV	data valid	SRQS	request service state
DCAS	device clear active state	SWNS	source wait for new cycle state
dcd	don't change data	ta	talker active
DCL	device clear	tct	talk control
DIO	data input output	ton	talk only
DTAS	device trigger active state	trg	trigger
dvd	data valid device	UNL	unlisten
EOI	end of output/identify		
GTL	go to local		
IDY	identify		
IFC	interface clear		
ist	individual status		
LLO	local lock-out		
loc	local		
LOCS	local state		
lon	listen only		
lt	decides whether the device can only be listener/talker or listener and talker simultaneously		
LWLS	local with lock-out state		
MLA	my listen address		
MTA	my talk address		
nba	new byte available		
NRFD	not ready for data		
NDAC	not data accepted		
OTA	other talk address		
P1 to P3	parallel response messages		
PCA	parallel poll configure accepted		
pon	power on		
PP	parallel poll message enable		
PPC	parallel poll configure		
PPD	parallel poll disable		
PPE	parallel poll enable		
PPU	parallel poll unconfigure		
rdy	ready for next message		
red	ready for next shift cycle		
REN	remote enable		
RFD	ready for data		
RQS	requested service		
rsv	request for service		
rtl	return to local		
SDC	selected device clear		

D.C. CHARACTERISTICS

 $V_{SS} = 0\text{ V}$

	V_{DD} V	V_{OL} V	V_{OH} V	symbol	T_{amb} (°C)					
					-40		+25		+85	
					min.	max.	min.	max.		
Output current HIGH; see note	5		2,5	$-I_{OH}$	3	2,5	2,0		mA	
	5		4,6		1	0,85	0,65		mA	
	10		9,5		3	2,5	2,0		mA	
Output current LOW; see note	4,75	0,4		I_{OL}	2,7	2,3	1,8		mA	
	10	0,5			9,5	8,0	6,3		mA	
Quiescent device current	5			I_{DD}	50		50		375	μA
	10				100		100		750	μA

Note

Output currents for pins: 5 = OPP, 6 = OP3, 7 = OP2, 8 = OP1, 15 = ORFD, 16 = ODAC, 19 = OSRQ, 23 = ODAV. These pins can drive one standard TTL load.




Fig. 4 Waveforms showing data exchange in talker function.




Fig. 5 Waveforms showing data exchange in listener function.

HEF4738V

LSI

APPLICATION INFORMATION




Fig. 6 Basic listener and talker. Serial and parallel poll are not implemented.

7278934.2