

Support

TLE9012DQU

Li-ion battery monitoring and balancing IC

Features

- Voltage monitoring of up to 12 battery cells connected in series
- Hot plugging support
- Dedicated 16-bit delta-sigma ADC for each cell with selectable measurement mode
- High-accuracy measurement for SoC and SoH calculation
- Integrated stress sensor with digital compensation algorithm and temperature-compensated measurements
- Secondary ADC with same averaging filter characteristics as advanced Endto-End safety mechanism
- Five temperature measurement channels for external NTCs
- Internal temperature sensors
- Integrated balancing switch allows up to 200 mA balancing current
- Differential robust serial 2 Mbit/s communication interface
- Additional four GPIO pins to e.g. connect an external EEPROM
- Internal round robin cycle routine triggers majority of diagnostics mechanisms
	- Automatic balancing over- and undercurrent detection scheme
	- Automatic open load and open wire detection scheme
	- Automatic NTC measurement unit monitoring scheme
- End-to-end CRC secured iso UART/UART communication
- Emergency mode for communication
- ISO 26262 Safety Element out of Context for safety requirements up to ASIL D
- Green Product (RoHS compliant)

Potential applications

Multi-cell battery monitoring and balancing system IC designed for Li-ion battery packs used in hybrid electric vehicles (HEV), plug-in hybrid electric vehicles (PHEV), battery electric vehicles (BEV) as well as in 12 V Li-ion batteries.

Product validation

Qualified for automotive applications. Product validation according to AEC-Q100.

Description

infineon

Description

The TLE9012DQU is a Li-ion battery monitoring and balancing IC.

The main function of the TLE9012DQU is to monitor the temperature of the battery and voltage of up to 12 cells as well as the communication to the host controller.

Table of contents

Table of contents

Table of contents

1 Block diagram

Figure 1 Block diagram

2 Pin configuration

2 Pin configuration

2.1 Pin assignment

Figure 2 Pin configuration (top view)

2.2 Pin definitions and functions

2 Pin configuration

2 Pin configuration

Pin types: A = analog, D = digital, HV = high-voltage, I = input, O = output, I/O = bidirectional, P = power, S = supply

3 General product characteristics

Within the functional or operating range, the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the electrical characteristics table.

This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to www.jedec.org.

3.1 Absolute maximum ratings

Table 1 Absolute maximum ratings

*T*j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Table 1 (continued) Absolute maximum ratings

*T*j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

(table continues...)

¹ Positive and negative transients with a maximum duration of 100 ns allowed between \pm 8 V; This should simulate ESD events; however, during normal and steady-state condition voltage on these pins must stay inside the maximum ratings specified.

Table 1 (continued) Absolute maximum ratings

*T*j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

¹ Positive and negative transients with a maximum duration of 100 ns allowed between ± 8 V; This should simulate ESD events; however, during normal and steady-state condition voltage on these pins must stay inside the maximum ratings specified.

² ESD robustness, HBM according to ANSI/ESDA/JEDEC JS-001 (1.5 kΩ, 100 pF).

³ ESD robustness, Charged Device Model JESD22-C101.

Table 1 (continued) Absolute maximum ratings

*T*j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Temperatures

Notes:

1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the datasheet. Fault conditions are considered as outside normal operating range. Protection functions are not designed for continuous repetitive operation.

3.2 Functional range

Table 2 Functional range

*T*j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

³ ESD robustness, Charged Device Model JESD22-C101.

3 General product characteristics

3.3 Thermal resistance

Table 3 Thermal resistance

*V*vs = V_{VS_functional, *T*j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless} otherwise specified)

⁴ Not subject to production test, specified by design.

⁵ Specified *R*thJA value is according to JEDEC JESD51-5,-7 at natural convection on FR4 2s2p board; The product (chip and package) was simulated on a 76.2 × 114.3 × 1.5 mm board with 2 inner copper layers $(2 \times 70 \,\mu m$ Cu, 2 \times 35 μ m Cu). The thermal via array under the exposed pad consists of 16 vias with a diameter of 0.3 mm and a plating thickness of 25 µm.

4 Monitoring of internal oscillators

The IC includes monitoring of two internal oscillators:

- **1.** Main oscillator operating at $f_{\text{main_osc}}$
- **2.** Sleep oscillator operating at $f_{\text{sleep osc}} \rightarrow$ in sleep mode only the sleep mode oscillator is active

In normal mode both oscillators are active. The oscillators monitor each other for drift and stuck-at errors. As soon as the IC detects an error, it enters sleep mode. The oscillator error prevents reliable writing to any register and hence the IC does not set any error bit before entering sleep mode.

4.1 Electrical characteristics monitoring of internal oscillators

Table 4 Electrical characteristics

*V*vs = *V*vs__{functional, *T*j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless} otherwise specified)

frequency

5 Power Management Unit (PMU)

5.1 Functional description

The IC has an internal power supply unit connected to the pins VS, U12P and GND. It consumes energy from the monitored battery cells and generates the internal supply voltages for the IC as well as the output voltages *V*_{VDDC} and *V*_{VREGOUT}.

Note: The output pins VDDC and VREGOUT require a capacitance to ground as stated in the Application information/External components.

Note: No supply currents are drawn from Un pins.

Figure 3 Typical power supply configuration using the internal voltage regulator

The IC has a sleep mode with reduced current consumption supplied via U12P and GND.

The IC can be put into sleep mode by setting the sleep mode bit. The sleep mode features a reduced current consumption, I_{U12P_sleep} , supplied via U12P and GND.

To supply the communication interface, the device provides a regulated output voltage *V_{VDDC}* on pin VDDC.

If the voltage *V*_{VDDC} falls below the undervoltage threshold *V*_{VDDC_th_UV} for a longer time than $t_{PS_ERR_deg}$, then the IC enters sleep mode. The power supply error sleep bit in the general diagnostics register indicate a fault, which can be read after waking the IC.

The device provides a regulated output voltage $V_{VREGOUT}$ with an output current $I_{VREGOUT}$ on pin VREGOUT which can supply the GPIOs of the device or other loads.

The multi purpose supply incorporates an overcurrent protection. If the current *I*_{VREGOUT} exceeds *I*_{VREGOUT} th_OC for a longer time than $t_{PS_ERR_deg}$, then it switches off the output voltage supply. The IC enters sleep mode after the deglitching time t_{PS_ERR_deg}. The power supply error sleep bit in the general diagnostics register indicates a fault, which can be read after waking up the IC.

5 Power Management Unit (PMU)

The voltage at the VIO pin sets the logic levels and supplies the GPIOs. The pin can be connected directly to the VREGOUT pin or to another desired voltage level using an external regulator.

If the voltage *V*_{VIO} falls below the undervoltage threshold *V*_{VIO th UV_fall for a longer time than $t_{PS_ERR_deg}$,} then the IC sets the VIO undervoltage error bit in the general purpose input/output register. After *V_{VIO}* has exceeded the $V_{\text{VIO-th-UV-rise}}$ threshold for longer than $t_{PS-ER\text{-}deep}$, the UV_VIO bit can be cleared with a write command.

Note: If the GPIO.VIO_UV bit is 0, the GPIO functionality is enabled and wake-up via GPIO is possible.

Figure 4 Power supply monitoring

The IC ensures wake-up and operation even if any single wire connected to a cell is open in case of failure (assumption: U12P and VS connected on PCB level). If an absolute maximum rating is violated due to an open wire, then performance degradation may occur.

5.2 Electrical characteristics power management unit (PMU)

Table 5 Electrical characteristics

*V*vs = *V*vs_functional, *T*j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

(table continues...)

Internal regulators

Table 5 (continued) Electrical characteristics

*V*vs = *V*vs_functional, *T*j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Table 5 (continued) Electrical characteristics

*V*vs = *V*vs_functional, *T*j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Protection and Detection

⁶ Not subject to production test; verified by design or characterization.

Table 5 (continued) Electrical characteristics

*V*vs = *V*vs_functional, *T*j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

⁶ Not subject to production test; verified by design or characterization.

6 Watchdog and wake-up function (WD)

6 Watchdog and wake-up function (WD)

6.1 Functional description

The following events trigger a wake-up:

- **1.** A wake-up pattern received via the iso UART or UART interfaces. The signal alternates with the frequency *f*_{WAKEUP}. After n_{WAKE} det signal periods received by the IC, it performs a wake-up. The IC completes the wake-up process within t_{wake} . After that the IC forwards the same wake-up signal for n_{WAKFI} periods. The IC forwards a wake-up signal received via UART to the iso UART interface, a wake-up signal received via iso UART to the adjacent iso UART interface.
- **2.** A round robin sleep timeout.
- **3.** An EMM signal recognized as wake-up signal.

The IC generates the wake-up pattern on:

- IFL, if the IC received a valid wake-up pattern on interface IFH.
	- (1) indicates the source of wake-up, (2) indicates the propagation on IFL_x
- IFH, if the IC received a valid wake-up pattern on interface IFL.
- (3) indicates the source of wake-up, (4) indicates the propagation on IFH_x
- IFL, if the IC received a valid wake-up pattern on interface GPIO1/UART_HS.
	- (5) indicates the source of wake-up, (6) indicates the propagation on IFL \bar{x}
- IFH, if the IC received a valid wake-up pattern on interface GPIO0/UART_LS.
	- (7) indicates the source of wake-up, (8) indicates the propagation on IFH_ x

6 Watchdog and wake-up function (WD)

Figure 5 Wake-up signal propagation

The device configures the communication interface automatically after wake-up.

The device configures the iso UART interface of the wake-up signal received as RX during idle mode (no communication) until the next wake-up. The device configures the other iso UART interface as TX in idle mode until the next wake-up.

The IC has a 7-bit watchdog counter which is counting downwards. The watchdog counter must be serviced via an UART or iso UART command before it reaches 0. Otherwise the device enters sleep mode. The watchdog counter can be set to maximum t_{WD_max} with a resolution of t_{WD_LSB} , via the watchdog counter register.

*Note: After the IC wake-up, the watchdog counter is set to its maximum value t*_{WD} $_{\text{max}}$

If a longer counter interval is needed, the IC can be put into an extended watchdog mode by setting the operation mode register. In this mode the maximum time until the watchdog counter expires is defined by $t_{WD_EXT_max}$ with a resolution of $t_{WD_EXT_LSB}$. When the counter expires, the device enters sleep mode.

The device provides a free-running 9-bit main counter which is counting upwards and can be checked via the communication interface reading the watchdog counter register.

The maximum length is $t_{\text{Count max}}$ with a resolution of t_{Count} LSB. The precisely timed reading of the main counter gives an indication of the main oscillator speed.

If bitfield RR_CONFIG.RR_SYNC is set, then a WDOG_CNT write command resets the main counter. This prepares for a broadcast read of all main counters.

After the device wakes up on a standard wake-up signal the device's node ID is set to 0 by default. In this state, the device does not forward any communication. A node ID other than 0 must be set in the address (ID) bits of configuration register before the watchdog timer expires. Only then the device forwards communication.

Note: If an EMM signal is received, the device forwards it even though the device is not enumerated.

6 Watchdog and wake-up function (WD)

6.2 Electrical characteristics watchdog and wake-up function (WD)

Table 6 Electrical characteristics

*V*vs = *V*vs__{functional, *T*j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless} otherwise specified)

Wake-up function

Watchdog counter

Main counter

⁷ Not subject to production test; verified by design or characterization.

6 Watchdog and wake-up function (WD)

Table 6 (continued) Electrical characteristics

*V*vs = *V*vs_functional, *T*j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

⁷ Not subject to production test; verified by design or characterization.

7 Measurement control (MC)

7.1 Functional description

The various voltage measuring modules on the IC follow these rules:

- All voltage measurements (PCVM, SCVM, BVM, BAVM, AVM) can be manually triggered by a communication command.
- A triggered measurement sets a lock bit which inhibits a measurement triggered by a cyclical task. The device clears the lock bit after completion of the measurement.
- BVM, PCVM and SCVM can be triggered simultaneously.
- Bipolar auxiliary voltage measurement (BAVM), PCVM and SCVM can be triggered simultaneously.

The IC provides two independent reference voltages which are used with the SD-ADC blocks.

- **1.** PCVM uses reference A.
- **2.** BVM, AVM, and SCVM use reference B.

The resolution of the various voltage measurements is $V_{x\text{ LSB}}$ and is defined by the LSB of the digital conversion. x=PCVM; SCVM; AVM; BVM

The measurement time t_{VM} of the PCVM, SCVM and BVM is configurable in the measurement control register. PCVM/SCVM uses the cell voltage measurement mode bits, while BVM uses the block/auxiliary bits.

CVM_Mode/BVM_Mode	PCVM/BVM	SCVM resolution	t_{VM}	
$[2:0]$	resolution	[bit]	[ms]	
	[bit]			
111	14	11	$t_{\text{VM_LR}}$	
110	16	11	4.68	
101	15	11	2.34	
100	14	11	1.17	
011	13	11	0.59	
010	12	11	0.29	
001	11	11	0.15	
000	10	11	0.07	

Table 7 Voltage measurement modes

*Note: The resolution of AVM is 10 bit. The resolution of SCVM is 11 bit. t*vm *of SCVM is adjusted to CVM_MODE configuration.*

Setting the start bit of a measurement in the measurement control register initiates a voltage measurement. The result of the measurement is the average of the cell voltage over the measurement time and is available in the RESULT register.

The resolution of the measured value (in bit) can be configured using the measurement control register.

On completion of a measurement the device clears the corresponding start bit. For manually triggered measurements (PCVM, SCVM, BVM), the result registers are set to 0 during measurement time t_{VM} and measurement delay time $t_{VM\ DEL}$, except in long-running mode.

In long-running mode, the result register is updated after the end of the measurement.

The result registers of the voltage measurement keep the results irrespective of internal cyclic diagnostics checks.

The configurable delay time $t_{VM del}$ delays the start of the cell voltage, block voltage and bipolar auxiliary voltage measurements (PCVM, SCVM, BVM and BAVM) with a resolution of $t_{VM\text{ del }LSB}$.

The maximum delay time is defined by $t_{VM\text{ del max}}$.

If the long-running mode is selected for PCVM and/or BVM by writing the corresponding bits in the measurement control register, the IC measures eight times in a row using the 14-bit measurement mode. If the long-running mode is selected for SCVM by writing the corresponding bits in the measurement control register, the IC performs eight times several 11-bit measurements while the measurement time t_{VM} of a 14-bit measurement. After the long running measurements are finished the PCVM result register contains the average of all 14-bit measurements while the SCVM result register contains the average value of all 11-bit measurements.

Each of those measurements starts automatically after the time *t_{restart}*, for a total measurement time t_{VM_LR} equals t_{VM_LR} = 8 \star $t_{restart}$.

The time *t_{restart}* is defined by the configurable 6-bitfield of the operation mode register with a resolution of t_{restart} LSB within the range of t_{restart} range.

Figure 6 Voltage measurement long-running mode

7.2 Electrical characteristics measurement control (MC)

Table 8 Electrical characteristics

*V*vs = *V*vs__{functional, *T*j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless} otherwise specified)

⁸ Not subject to production test; verified by design or characterization.

Table 8 (continued) Electrical characteristics

*V*vs = *V*vs_functional, *T*j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Long-running mode

Full scale ranges

⁸ Not subject to production test; verified by design or characterization.

Table 8 (continued) Electrical characteristics

*V*vs = *V*vs_functional, *T*j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Measurement resolution

⁸ Not subject to production test; verified by design or characterization.

8 Primary cell voltage measurement (PCVM)

8.1 Functional description

The primary cell voltage measurement (PCVM) unit of the IC can measure each cell voltage individually and simultaneously using the Un pins. The measured voltage is defined as $V_{PCVM} = (V_{Un+1} - V_{Un})$ ($0 \le n \le 11$) and is measured with the defined accuracy $PCVM_{FRR}$ and a relative accuracy of $PCVM_{FRR_{R}}$ _{rel}.

The primary cell voltage measurement is initiated by setting the PCVM_START bitfield in the MEAS_CTRL register. The primary cell voltage is calculated using: V_{PCVM} \dot{V} = (*FSR*_{PCVM} / 2¹⁶) × RESULT[LSB16]

The measurement is triggered by a host controller command synchronously for all cells connected to the IC. These conditions apply:

- The maximum start measurement propagation delay is t_{VM_pron} .
- The maximum PCVM time deviation between channels within one IC is *Dev*_{PCVM}_{IC}.
- The maximum PCVM time deviation across all ICs in a chain is *Dev*_{PCVM} chain.
- The start of the measurement is delayed by the configurable time t_{VM_del} .
- The maximum iso UART propagation delay is $t_{\text{isol}1-\text{prop}-del}$.

The number of activated cells can be configured in the PART_CONFIG register. With the register minimum value 0000 $_{\rm H}$ no cell is activated and with maximum value 0FFF $_{\rm H}$ all 12 cells are activated.

8.2 Electrical characteristics primary cell voltage measurement (PCVM)

Table 9 Electrical characteristics

*V*VS = VVS_functional, *T*^j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Table 9 (continued) Electrical characteristics

*V*VS = VVS_functional, *T*^j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

(table continues...)

3. $\Delta T_j = 10$ K within -40°C $\le T_j \le 70$ °C **4.** Over a period of t_0 and t_{0+x} (x \leq 12

hours) *12)*

⁹ Not subject to production test; verified by design or characterization.

¹⁰ Initial accuracy verified by Infineon backend.

¹¹ With 12 cells attached and activated
¹² Test condition: The IC is pre-assembled on a

 12 $\,$ Test condition: The IC is pre assembled on a PCB. A PCVM is started at any time t_0 within the device lifetime. The IC is in sleep mode between t_0 and $t_{0+\mathsf{x}}$ and RR_ERR_CNT.RR_SLEEP_CNT bitfield is 000_H.

Table 9 (continued) Electrical characteristics

*V*VS = VVS_functional, *T*^j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

¹³ Lower resolution has additional quantization error e.g. additional *PCVM*_{ERR_EOL} ± 2 LSB[m]; m bits: 14 ≤ $m \leq 15$

Please contact Infineon for more details for other ADC resolutions.

¹⁴ End-of-Life (EoL) accuracy; according to AEC-Q100 Grade 1 Rev. H automotive qualification
¹¹ With 12 colls attached and activated

¹¹ With 12 cells attached and activated

Table 9 (continued) Electrical characteristics

*V*VS = VVS_functional, *T*^j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

¹³ Lower resolution has additional quantization error e.g. additional *PCVM*_{ERR_EOL} ± 2 LSB[m]; m bits: 14 ≤ $m \leq 15$

Please contact Infineon for more details for other ADC resolutions.

¹⁴ End-of-Life (EoL) accuracy; according to AEC-Q100 Grade 1 Rev. H automotive qualification
¹¹ With 12 colls attached and activated

¹¹ With 12 cells attached and activated

Table 9 (continued) Electrical characteristics

*V*VS = VVS_functional, *T*^j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

¹³ Lower resolution has additional quantization error e.g. additional *PCVM*_{ERR_EOL} ± 2 LSB[m]; m bits: 14 ≤ $m \leq 15$

Please contact Infineon for more details for other ADC resolutions.

¹¹ With 12 cells attached and activated 14 End of Life (Eq.) accuracy: according

¹⁴ End-of-Life (EoL) accuracy; according to AEC-Q100 Grade 1 Rev. H automotive qualification

9 Secondary cell voltage measurement (SCVM)

9 Secondary cell voltage measurement (SCVM)

9.1 Functional description

The device includes a secondary cell voltage measurement (SCVM) unit. The measured voltage $V_{SCVM} = (V_{Gn} V_{\text{lin}}$) ($0 \le n \le 11$) is measured with the accuracy *SCVM*_{ERR_EOL} and a resolution of V_{SCVM} LSB.

The secondary cell voltage measurement is initiated by setting the SCVM_START bitfield in the MEAS_CTRL register. The secondary cell voltage is calculated using: $V_{S CVM}$ \dot{V} = (*FSR_{SCVM}* / 2¹¹) × RESULT[LSB11]

The SCVM unit can measure the voltage of at least one cell simultaneously with the primary cell voltage measurement within $t_{\sf VM_prop}.$ At least one cell must be enabled in the SCVM configuration register. The corresponding cells for SCVM must also be activated in the PART_CONFIG register.

Note: A binary search algorithm follows the highest and the lowest cell voltage of all cells enabled in the SCVM CONFIG register for each sample. Within the sampling time $1/f_s$ scym ADC both voltages are sampled once. *The SCVM averages all samples of the lowest and all samples of the highest voltage over the entire measurement time.*

A 2-bit update counter in each SCVM register, SCVM lowest cell voltage and SCVM highest cell voltage, indicates the availability of a new secondary cell voltage measurement.

After the measurement time, the SCVM needs additional time *t*_{SCVM} _{ave} to calculate the average results. After *t*_{SCVM ave}, the value of the highest voltage measured by the SCVM is stored in the SCVM highest cell voltage register. The lowest voltage is stored in SCVM lowest cell voltage register, respectively.

Note: If a single cell is measured, then calculate the average of the two results registers to improve filtering.

9.2 Electrical characteristics secondary cell voltage measurement (SCVM)

Table 10 Electrical characteristics

*V*vs = *V*vs__{functional, *T*j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless} otherwise specified)

Synchronization timing

(table continues...)

¹⁵ Not subject to production test; verified by design or characterization.

9 Secondary cell voltage measurement (SCVM)

Table 10 (continued) Electrical characteristics

*V*vs = *V*vs_functional, *T*j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Secondary cell voltage measurement

Analog undervoltage and overvoltage comparators

¹⁵ Not subject to production test; verified by design or characterization.
¹⁶ End of Life accuracy: according to AEC 0100 Grade 1 Boy. H automotic

¹⁶ End-of-Life accuracy; according to AEC-Q100 Grade 1 Rev. H automotive qualification

9 Secondary cell voltage measurement (SCVM)

Table 10 (continued) Electrical characteristics

*V*vs = *V*vs_functional, *T*j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

¹⁵ Not subject to production test; verified by design or characterization.

10 Block voltage measurement (BVM)

10 Block voltage measurement (BVM)

10.1 Functional description

The IC can measure the sum total voltage of all the cells connected to the device using separate pins, called block voltage. The block voltage $V_{BVM} = (V_{U12P} - V_{GND})$ is measured with the accuracy BVM_{ERR} $_{EOL}$ and a configurable resolution of $V_{\text{BVM LSB}}$.

The block voltage measurement is initiated by setting the BVM_START bitfield in the MEAS_CTRL register. The block voltage is calculated: V_{BVM} [V] = (FSR_{BVM} / 2¹⁶) × RESULT_BVM [LSB16]

10.2 Electrical characteristics block voltage measurement (BVM)

Table 11 Electrical characteristics

*V*vs = *V*vs__{functional, *T*j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless} otherwise specified)

Cell sense inputs

Block voltage measurement

¹⁷ Not subject to production test; verified by design or characterization.

¹⁸ End-of-Life accuracy; according to AEC-Q100 Grade 1 Rev. H automotive qualification

10 Block voltage measurement (BVM)

Table 11 (continued) Electrical characteristics

*V*vs = *V*vs_functional, *T*j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

 $\frac{18}{18}$ End-of-Life accuracy; according to AEC-Q100 Grade 1 Rev. H automotive qualification

¹⁷ Not subject to production test; verified by design or characterization.

11 Auxiliary voltage measurement (AVM)

11 Auxiliary voltage measurement (AVM)

11.1 Functional description

The IC also provides the possibility to measure other voltages, called auxiliary voltage measurement. The auxiliary voltage $V_{AVMZ} = (V_{TMPZ} - V_{TMP_GND})$, (0 ≤ z ≤ 4) is measured with the accuracy AVM_{ERR_EOL} and a resolution of $V_{AVM-LSB}$.

The auxiliary voltage measurement is initiated by setting the AVM_START bitfield in the MEAS_CTRL register. The auxiliary voltage is calculated using: V_{AVMz} [V] = (FSR_{AVM} / 2¹⁰) × RESULT [LSB10]

Additional to the unipolar AVM the device can be configured to measure a bipolar voltage applied on the TMP3 and TMP4 pins instead. The voltage $V_{BAVM} = (V_{TMP4} - V_{TMP3})$ is measured with the accuracy *BAVM*_{ERR_EOL} and a configurable resolution of V_{BAVM} _{LSB}.

The BAVM measurement is enabled by setting the AVM_CONFIG.AUX_BIPOLAR bitfield, the resolution is set by the MEAS_CTRL.BVM_MODE and the measurement is triggered by the MEAS_CTRL.BVM_START bit. The BAVM measurement result is stored in the BVM result register.

The bipolar voltage is calculated using: V_{BAVM} = (BVM.RESULT[signed LSB15] \times 2 V) / 2¹⁵[LSB15]

Note: Either BVM or BAVM can be performed synchronized to the PCVM/SCVM.

All external temperature measurement channels can be selected to be measured by the AVM function:

To measure an auxiliary voltage using a TMP channel, the temperature measurement function must be disabled in the temperature measurement configuration register. Since only one auxiliary voltage can be measured at a time, the configured auxiliary channels are measured sequentially.

11.2 Electrical characteristics auxiliary voltage measurement (AVM)

Table 12 Electrical characteristics

*V*vs = *V*vs_functional, *T*j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

(table continues...)

¹⁹ End-of-Life accuracy; according to AEC-Q100 Grade 1 Rev. H automotive qualification

11 Auxiliary voltage measurement (AVM)

Table 12 (continued) Electrical characteristics

*V*vs = *V*vs_functional, *T*j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

12 Temperature measurement unit (TMP)

12.1 Functional description

The temperature measurement unit provides the possibility to measure up to five external temperature NTCs as well as two internal temperature sensors and provides the results in the corresponding temperature registers. A valid bit, which is cleared after readout, indicates a new measurement result in both cases.

The NTCs are measured with an accuracy of NTC_{ERR} whilst the internal sensor accuracy is defined by T_{ERR} int abs.

Figure 7 External temperature measurement

If not all provided measurement channels are needed, unused channels must be deactivated in the temperature configuration register.

Note: The TMP channels must be connected in consecutive order starting with TMP0. Deactivated channels can be used as AVM inputs.

The internal temperature measurement as well as the measurement of the selected NTC channels are triggered via the internal round robin. Within three round robin cycles all NTCs are updated.

Note: The first round robin after wake-up does not measure any NTC.

Figure 8 TMP triggering

To measure an external NTC, the device provides four selectable internal current sources $I_{TMPZ,i} (0 \le z \le 4, 0)$ ≤ i ≤ 3). The device automatically identifies which one of the four sources is the best one to use in the next round robin for each NTC channel individually by using the overflow and underflow thresholds *TH*_{Src_overflow} and *TH*_{Src_underflow}.

Current source *I_{TMPz}*, is selected first. If, for example, an overflow is detected, the next lower source is selected. A valid result is available (or NTC short/open is detected) after maximum three round robin cycles per activated NTC channel.

Note: The source is activated prior to the measurement. The time is defined by t_{settle}.

For every TMP channel, a result register is available. The results register contains the following information:

- The result of the measurement.
- The used current source.
- The valid bit is set to indicate a new measurement. Reading the result clears the valid bit.
- Whether the pull-down of this channel was activated.
- Whether a pull-down error occurred.

The NTC resistor value is calculated by using the voltage measurement result and the selected current source.

 $R_{\text{NTC}} [\Omega]$ = EXT_TEMP_z.RESULT [LSB10] × *FSR_{TMP}* [V] × $4^{EXT_TEMP_z.INTC}$) / (2¹⁰ × 320 µA) - R_{TMP} ; INTC = 0 to 3 (used current source).

To check if the temperature measurement unit works correctly the IC performs internal diagnostics checks as part of the round robin:

- **1.** It measures an internal diagnostics resistor R_{DIAG_X} with the current source I_{TMP_Z} (0 ≤ x ≤ 4, 0 ≤ z ≤ 4) used for TMPz.
- **2.** It activates the pull down switch of the selected TMP channel after the measurement and it measures the channel again. The measured value is then compared with the expected value R_{PD}_{ON}. An open wire or increased resistance value can be detected and is indicated by setting the GEN_DIAG.EXT_T_ERR (external temperature error).

Note: Only one TMP channel is checked per RR cycle (channel that was measured first during RR). The pull down resistor can be activated by setting the corresponding bits in the auxiliary voltage measurement configuration register

The device checks whether an overtemperature condition at the NTC exists by comparing the voltage measurement result against the external overtemperature threshold.

The 10-bit overtemperature threshold is configurable with a resolution of $V_{TMP-LSB}$ using the external overtemperature threshold bits of the temperature measurement configuration register TEMP_CONF.EXT_OT_THR.

Note: In order to ensure the detection of an external overtemperature, the overtemperature threshold must be defined within the range of 250 to 800 (LSB10).

The device additionally checks if an overtemperature condition on at least one of the internal temperature sensors exists by comparing the measurement result against internal overtemperature threshold which is valid for both sensors.

The 10-bit overtemperature threshold is configurable with a resolution of $T_{int\;LSB}$ using the internal overtemperature threshold bits of the internal temperature measurement configuration register INT_OT_WARN_CONF.INT_OT_THR (recommended value: *T*^j = 150°C).

If the overtemperature threshold is reached, the device disables the balancing function and sets the internal overtemperature warning flag.

The junction temperature $T_{\rm j}$ can be calculated using the formula: Temperature [°C] = - $T_{\rm int_LSB}$ × INT_TEMP_x.RESULT + 547.3, $(1 \le x \le 2)$

12.2 Electrical characteristics temperature measurement (TMP)

Table 13 Electrical characteristics

*V*vs = *V*vs__{functional, *T*_j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless} otherwise specified)

Internal temperature sensor

External temperature sensors

(table continues...)

²⁰ Not subject to production test; verified by design or characterization.

Table 13 (continued) Electrical characteristics

*V*vs = *V*vs_functional, *T*j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

(table continues...)

²⁰ Not subject to production test; verified by design or characterization.

Table 13 (continued) Electrical characteristics

*V*vs = *V*vs_functional, *T*j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

13 Cell balancing (CB)

13 Cell balancing (CB)

13.1 Functional description

The IC supports balancing of each cell in the cell stack individually in any combination including all channels in parallel with a balancing current per cell of I_{BAL} .

Overview of balancing current for one cell:

Figure 9 Passive balancing

To activate cell balancing, the respective bit in the balancing settings register can bet set for each cell individually.

If the PBOFF bit in the measurement control register is set, then the IC pauses balancing automatically. The balancing is paused for the duration of a PCVM/SCVM/BVM measurement $(t_{VM} + t_{VM_del})$ so that the cell voltage measurement is not corrupted by any ongoing balancing.

Figure 10 Balancing and cell voltage measurement

13 Cell balancing (CB)

The IC can balance each cell for an individual period of time, without necessary periodic WDOG communication.

The individual time t_{BAL} is compared to the balancing counter. t_{BAL} is defined by t_{BAL} $_{OFFn}$ $_{LSB}$ with a maximum interval defined by $t_{BAL_OFFn_max}$. The balancing of each cell is active until the balancing counter reaches the cell individual threshold.

If the extended watchdog function is enabled and a write command to the communication watchdog register is performed, then the balancing timer counter starts. The device deactivates time goal balancing as soon as the counter reaches the individual threshold t_{BAL} .

The IC supports a PWM balancing function with the period of t_{RR} and a PWM step size of $t_{BAL_PWM_LSB}$. The function can be configured via the communication interfaces by the host controller. If balancing for one or more cells is activated, then the device activates the balancing switch during the on-time of the PWM and deactivates it during the off-time of the PWM. Other functions such as the voltage measurement and round robin task can overrule the PWM balancing function.

Figure 11 PWM balancing function

Balancing is available in PCVM/SCVM long-running mode. If the PBOFF bit is set, then the device pauses cell balancing during the delay time of the measurement and during the measurement itself.

Note: Only if t_{vm} $_{del} + t_{vm}$ 14bit $< t_{\text{restart}}$.

In addition to the internal passive balancing function, the IC also supports the use of an external passive balancing device. It is recommended to connect a PMOS logic level type device to the corresponding Gn pin as an external balancing device.

13 Cell balancing (CB)

Figure 12 External balancing device

The IC supports overcurrent and undercurrent diagnostics for the external balancing device, using an additional resistor $R_{OC/UC}$.

Note: For the calculation of the overcurrent and undercurrent thresholds the voltage drop I_{BAL} × R_{OC/UC} is used.

13 Cell balancing (CB)

13.2 Electrical characteristics cell balancing (CB)

Table 14 Electrical characteristics

*V*vs = *V*vs__{functional, *T*j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless} otherwise specified)

3.74 3.9 $|4.06 \, h$ **1.** 1 ≤ n ≤ 12

2. EXT WD = 1, no WDOG timeout

– ms *21)* PRQ-1363

3. 5-bit counter

CB Individual balancing timer maximum interval

PWM balancing

CB balancing PWM step size

*t*BAL_OFFn_ max

 $t_{BAL_PWM_L}$

 $|t_{RR}\rangle$ 8

SB

PRQ-648

²¹ Not subject to production test; verified by design or characterization.

14 Cell diagnostics (CD)

14 Cell diagnostics (CD)

14.1 Functional description

The IC provides automatic open wire and open load detection for each wire connected to a cell. The device performs the detection by a voltage measurement while sinking the current *I*_{OL} DIAG</sub> into the balancing pin during a round robin cycle. It checks the odd channels in the first cycle and the even channels in the subsequent cycle.

If the delta voltage ((V_{Un+1} - V_{Un}) before OL compared to (V_{Un+1} - V_{Un}) during OL) is not between the minimum and maximum open load threshold, then a failure is detected. The open wire and open loaddetection threshold can be configured with a resolution of $OL_{thr-LSB}$ until the maximum threshold of $OL_{thr-max}$ is reached using the cell voltage thresholds register.

Figure 13 Open wire and open load diagnostics detection schematic

If the device detects an open wire or open load, then it indicates it in the corresponding bitfield of the diagnostics open load register as well as in the open load error bit of the general diagnostic register.

Figure 14 Open wire and open load diagnostics detection process

14 Cell diagnostics (CD)

For OL_THR_MIN=0, no OL error is detected if the cell voltage is not decreased during activated OL current. For OL_THR_MAX=0, no OL error is detected if the cell voltage is decreased more than the value in the OL THR MAX register.

As part of the round robin the device performs a balancing overcurrent and an undercurrent check for each cell for which the balancing function is active. The overcurrent threshold *OC*thr and the undercurrent threshold UC_{thr} is configurable with a resolution of CD_{thr} LSB until the maximum threshold of OC_{thr} max or UC_{thr} _{max} respectively is reached using the balancing current threshold register.

If the device detects an balancing overcurrent or balancing undercurrent error, then it deactivates balancing. It reports error details in the BAL_DIAG_OC/BAL_DIAG_UC result register and summarized in the GEN_DIAG.BAL_ERR_OC/BAL_ERR_UC bitfields.

By setting the configuration bit OP_MODE.I_DIAG_EN, the device discharges all configured channels with the diagnostics current *I*_{OL} DIAG</sub> regardless of the BAL_SETTINGS register and independent of round robin.

14.2 Electrical characteristics cell diagnostics (CD)

Table 15 Electrical characteristics

*V*vs = *V*vs__{functional, *T*j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless} otherwise specified)

Overcurrent & undercurrent

(table continues...)

²² Not subject to production test; verified by design or characterization.

14 Cell diagnostics (CD)

Table 15 (continued) Electrical characteristics

*V*vs = *V*vs_functional, *T*j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

²² Not subject to production test; verified by design or characterization.

15 General-purpose input/output (GPIO/PWM)

15 General-purpose input/output (GPIO/PWM)

15.1 Functional description

The device provides individual GPIOq/PWMp ($0 \le q \le 1$, $0 \le p \le 1$) pins which can be used for digital input or digital output.

After receiving a wake-up signal via iso UART, GPIOq can be used as GPIOs. A wake-up signal via UART sets the GPIOq pins to act as interface pins.

PWMp can be used as GPIO or be configured to act as PWM unit.

PWMp can be configured to act as PWM outputs using the GPIO register.

The period T_{PWM} and the duty cycle D_{PWM} can be configured with their respective resolution T_{PWM} is a and $D_{\text{PWM 1SB}}$.

15.2 Electrical characteristics general-purpose input/output (GPIO/PWM)

Table 16 Electrical characteristics

*V*vs = *V*vs_functional, *T*j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

(table continues...)

15 General-purpose input/output (GPIO/PWM)

Table 16 (continued) Electrical characteristics

*V*vs = *V*vs_functional, *T*j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

²³ Not subject to production test; verified by design or characterization.

16 Communication

16 Communication

16.1 Functional description

The device supports the following communication interfaces.

- **1.** UART
- **2.** iso UART

iso UART communications allows to stack multiple devices.

The device can be used in different configurations:

- Direct connection via UART, for low voltage applications
- Primary on bottom (PoB) communication with EMM function
- Primary on top (PoT) communication with EMM function
- Ring communication with EMM function

Figure 15 Communication configurations

The IC communication direction is determined during a wake-up cycle. The device configures the iso UART interface or the UART interface, which receives the wake-up pattern, as RX. The device configures the other interface as TX. To change the direction and consequently the pins, the device must be put to sleep and woken up again.

There is a reply delay t_{reblv} _{delay}, which determines the time between the last stop bit of the read/write command (incoming command from the primary) and the first falling edge of the reply frame from the secondary.

The device forwards a received message to the next device in the system. The time between receiving and forwarding the message depends upon the receiving interface:

- Receiving on UART and forwarding on iso UART: *t_{UART isou* del}
- Receiving on iso UART and forwarding on iso UART: t_{isol} prop_del
- Receiving on iso UART and forwarding on UART: *t*_{UART} isoU_del</sub>

16 Communication

Figure 16 Communication propagation delays

iso UART waveform specification

16 Communication

16.1.1 Register write modes

There are the following approaches for writing content into the device:

- Direct write: Writes a single register in a single device.
- Broadcast write: Writes a single register in all devices in the same stack with one write command.

With broadcast write, each device of the chain first writes data. On successful write it switches its RX and TX units to allow the reply frame to be transferred. The last device in the chain (final node) initiates the reply frame and the device switch their RX and TX units back to their initial state.

16.1.2 Communication frames

UART and iso UART communication consists of sending or retrieving sets of frames. A frame consists of 8 bits preceded by a start bit and followed by a stop bit.

The following frames are available:

- Synchronization frame
- ID frame
- Address frame
- Data frames
- CRC frame
- **Reply frame**

Note: Frames start with the most significant bit (MSB).

Synchronization frame

The communication is always initiated by sending a fixed synchronization frame.

Figure 18 Synchronization frame

ID frame

The ID frame defines, which device receives the message. It also determines the type of command.

Figure 19 ID frame

Table 17 Bit assignment ID frame

16 Communication

Note: The ID 00_H is only available after reset, before enumeration. The ID 3F_H is exclusively used for broadcast commands.

Address frame

The address frame determines which register is affected by the read or write command.

Figure 20 Address frame

Data frame

The data frame contains the sent or retrieved data.

Figure 21 Data frames

CRC frame

For read and write commands, an 8-bit CRC protection conforming to SAE J1850 for the entire message including the synchronization frame is calculated and appended to the frames.

8-bit polynomial: $G(z) = z^8 + z^4 + z^3 + z^2 + 1$ (initial value = FF_H; XOR value = FF_H)

Figure 22 CRC frame

Note: If the device encounters an invalid CRC, it neither accepts the message nor replies to it.

Reply frame

The device acknowledges a received write command with a reply frame. In case of a broadcast write command only the last device in the chain generates the reply frame.

Figure 23 Reply frame

The message reply frame is protected by a 3-bit CRC calculated as: $G(z) = z^3 + z + 1$.

16 Communication

Table 18 Bit assignment reply frame

16.1.3 Register read modes

There are the following approaches for reading content from the device:

- Direct read: Read a single register from a single IC.
- Broadcast read: Read a single register from all ICs in the same stack with one read command.
- Multi read: Read multiple registers from a single IC. The read command for multiple registers is configurable in the multi read register MULTI_READ_CFG and can read the following measurement results with one read command of the MULTI_READ register:
	- PCVM
	- BVM
	- SCVM
	- External temperature measurement
	- Internal temperature measurement
	- R_{DIAG} measurement

16.2 Electrical characteristics communication

Table 19 Electrical characteristics

*V*vs = *V*vs__{functional, *T*j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless} otherwise specified)

GPIO/PWM physical layer

(table continues...)

16 Communication

Table 19 (continued) Electrical characteristics

*V*vs = *V*vs_functional, *T*j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

 $\frac{24}{24}$ Tested with standard external circuit ($C_{\text{ser}}, R_{\text{ser}}$).

²⁵ Not subject to production test; verified by design or characterization.
²⁶ External PC notwork poods to be adjusted depending on the applicati

²⁶ External RC network needs to be adjusted depending on the application constraints, for example cable length.

17 Round robin (RR)

17 Round robin (RR)

17.1 Functional description

The device automatically performs a round robin (RR) scheme, which triggers several measurements as well as internal diagnostics to check for possible faults independently of any communication commands.

The setting of the partition configuration register determines, which cells are measured and diagnosed. *Note: To manually start a round robin cycle, use the RR_CONFIG.RR_SYNC bitfield and then perform a write command to WD_CNT.*

The automatic round robin diagnostic cycle is performed periodically every t_{RP} . The period is configurable from $t_{RR,min}$ to $t_{RR,max}$ with a resolution of t_{RR-LSB} .

The duration of the actual diagnostic checks is defined by $t_{RR-duration}$. *Note: The first round robin cycle is performed immediately after each IC wake-up. If the WD_CNT command is missing or delayed for > t_{RR}, then in RR_SYNC mode the RR is performed automatically after t_{RR}.*

The IC wakes up periodically from sleep mode to perform one RR cycle on a programmable periodical basis with an interval $t_{RR\,\text{sleep}}$ from $t_{RR\,\text{sleep}}$ min to $t_{RR\,\text{sleep}}$ max with a resolution of $t_{RR\,\text{sleep}}$ LSB. If the number of NTCs is > 0, then two RR schemes are executed after wake-up before the IC returns to sleep mode.

Figure 24 Round robin diagnostics timing during sleep mode

The following measurements are performed once during one round robin cycle in the following sequence:

- **1.** Temperature measurements of both internal temperature sensors
- **2.** ADC stress sensor compensation measurements and calculation
- **3.** PCVM (10-bit) for all activated cells
- **4.** BVM (10-bit)
- **5.** NTC resistance measurement
- **6.** NTC diagnostic measurements

Note: To measure all connected NTCs up to three cycles might be needed. The result registers of PCVM and BVM are not updated.

During a round robin the following checks are performed subsequent to the corresponding measurements, if set active.

- **1.** Internal overtemperature check
- **2.** The sum of all PCVMs is compared to the block voltage for a plausibility check
- **3.** Cell voltage overvoltage and undervoltage check. If the voltage of a cell violates the programmed threshold (identified either by the digital or the analog comparator)
- **4.** Open load diagnostic for all voltage sensing and balancing pins
- **5.** Balancing overcurrent and undercurrent check for each cell where the balancing function is active
- **6.** NTC overtemperature check
- **7.** NTC diagnostics checks

Each fault detected in a RR check increases the respective error counter by 1.

17 Round robin (RR)

Figure 25 RR task timing diagram

During a round robin cycle, the connections on the activated TMPz channels are checked for open or short conditions. If it detects an open or short failure, then the corresponding fault bit in the external overtemperature warning register is set. Additionally, the external temperature error bit of the general diagnostics register is set. If the measured NTC value violates the corresponding thresholds, then an error flag is set.

*NTC_open*_{thr} ≤ EXT_TEMP_z.RESULT ≤ *NTC_short*_{thr}

Clearing the external temperature error bit of the general diagnostics register resets the external overtemperature warning register.

Note: RR_ERR_CNT.NR_EXT_TEMP_START bitfields setting and the current source range selection impacts the number of RRs needed to detect a failure condition.

If the device detects an error during a round robin cycle, the individual error counter is increased by one. If the error counter is greater than n_{ERROR} , the respective error bit is set. The counter limit n_{ERROR} (3-bit) is configurable and valid for all counters. It is possible to deactivate a specific error counter by setting a mask bit.

*Note: Setting n*_{ERROR} to 0, sets the error flag with the first detection of the failure condition.

The status of the diagnostics registers which have been updated during a round robin cycle can be read via a command. If a fault was detected, the information is latched and can be cleared via a clear command.

Note: The following diagnostics registers are available:

- *General diagnosis GEN_DIAG*
- *Cell voltage supervision warning flag CELL_UV*
- *Cell voltage supervision warning flag CELL_OV*
- *External overtemperature warning flags EXT_TEMP_DIAG*
- *Diagnosis OPENLOAD DIAG_OL*
- *Cell voltage supervision warning flags CELL_UV_DAC_COMP*
- *Cell voltage supervision warning flags CELL_OV_DAC_COMP*
- *Passive balancing diagnosis OVERCURRENT BAL_DIAG_OC (only if balancing function is active)*
- *Passive balancing diagnosis UNDERCURRENT BAL_DIAG_UC (only if balancing function is active)*

The IC keeps the diagnostic results (except for BAL_DIAG_OC and BAL_DIAG_UC) in sleep mode, as long as the sleep mode supply is available on U12P pin. In sleep mode, the IC resets the passive balancing diagnostic registers for overcurrent BAL_DIAG_OC and undercurrent BAL_DIAG_UC.

After the 10-bit cell voltage measurement task in the round robin cycle, the measurement results are compared to configurable undervoltage and overvoltage thresholds. To configure the thresholds, the corresponding bits in the cell voltage thresholds registers can be set with a resolution of $V_{\text{Comp-LSB}}$.

The undervoltage detection is disabled in case of UV_THR = 000_H .

The overvoltage detection is disabled in case of OV_THR = $3FF_H$.

The IC has an automatic overvoltage and undervoltage detection. The comparator monitors the V_{Ga} -*V*_{Un} voltage and sets the OV/UV bits in the registers CELL_UV_DAC_COMP and CELL_OV_DAC_COMP. The delta sigma ADC monitors the $(V_{\text{Un+1}} - V_{\text{Un}})$ voltage and sets the OV/UV bits in the registers.

17 Round robin (RR)

In a round robin cycle, the balancing function is paused during overvoltage and undervoltage check.

If the RR_SYNC bit is set, then the IC synchronizes the start of the round robin cycle to the watchdog command. If this bit is set, then the next round robin cycle is triggered every time the watchdog WD_CNT is served. Additionally, the round robin counter is reset.

Note: Autonomous RR is active if t_{RR} expires before WD_CNT command arrives. This mechanism can synchronize all devices in the chain as well as the round robin to other tasks.

After triggering a PCVM, SCVM, BVM, or AVM, the IC performs that measurement and terminates the round robin (case 3). The GEN_DIAG.LOCK_MEAS bit is set to 1 in this case and it is not possible to start a second manual measurement since RR cannot be skipped a second time, see cases 2, 3 and 4 in Figure. After the measurement is finished, the round robin task is restarted.

The round robin cycle has a lower priority than the triggered measurement.

Note: This is also true for a long running mode measurement.

17 Round robin (RR)

If a round robin is delayed by a manually triggered measurement, then the device synchronizes the subsequent RR scheme to start at the end of the measurement time t_{vm} .

17 Round robin (RR)

Internal IC data, such as ADC trimming values is ECC protected and a register CRC check as well as an internal data check is executed with a fixed hardware cycle time *t*_{CRC_check} independent of the round robin scheme interval time t_{RR} . The registers with the following addresses are CRC protected: 01_H, 02_H, 03_H, 04_H, 05_H, 08_H, 09_H, $0A_H$, 14_H , 15_H , 17_H , 36_H , 38_H , $3A_H$, $3E_H$.

Note: The register CRC error as well as the internal IC error do not have an error counter.

17.2 Electrical characteristics round robin (RR)

Table 20 Electrical characteristics

*V*vs = *V*vs_functional , *T* j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Overvoltage and undervoltage detection

Round robin counter

(table continues...)

²⁷ Not subject to production test; verified by design or characterization.

17 Round robin (RR)

Table 20 (continued) Electrical characteristics

*V*VS = *V*VS_functional , *T*^j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

NTC Open / short diagnostics

²⁷ Not subject to production test; verified by design or characterization.

18 Emergency mode (EMM) and ERR pin (ERR)

18 Emergency mode (EMM) and ERR pin (ERR)

18.1 Functional description

One of the following reactions of the IC to an error can be configured in the general diagnostics register:

- Indicate the issue via a "high" level on the ERR pin.
- Send an emergency signal (EMM) via iso UART to each adjacent device in the chain.

The ERR pin is protected against short to GND.

The emergency signal is an alternating signal with the frequency f_{FMM} . The EMM is received and sent via the iso UART communication interfaces.

The IC can detect and forward an EMM signal in sleep mode. The EMM signal is used for the IC wake-up. On detecting an EMM signal, the IC reproduces and forwards it to the opposite iso UART interface. After the transmit process the IC returns to sleep mode.

Figure 27 EMM in sleep mode process

With a chain in sleep mode, the EMM signal reaches the transceiver from both sides.

18 Emergency mode (EMM) and ERR pin (ERR)

Figure 28 EMM in sleep mode path

In normal operation the communication mode (PoT or PoB) is already defined and the adjacent device shows either a TX or RX interface. In case of EMM, the contiguous device showing a TX interface will not forward the EMM signal. Therefore, the EMM signal follows the path that shows the RX interface back to the microcontroller.

Figure 29 EMM in normal mode process

18 Emergency mode (EMM) and ERR pin (ERR)

Figure 30 EMM in normal mode path

A device which sends the EMM signal transmits it for n_{EMM} periods. The number of periods the IC needs to detect and forward an EMM signal depends on the operation mode:

- **1.** Idle mode: n_{EMM_detect}
2. Straight after wake-u
- **2. Straight after wake-up caused by EMM:** $n_{\text{EMM_detect_wake-up}}$

The IC's ERR pin default state is low and is pulled down using the external pull-down resistor $R_{\text{ERR-PD}}$. If the device detects an error, then it switches the ERR pin to VS until the following actions are performed:

- The microcontroller clears the fault, which triggered the ERR signal.
- The IC enters sleep mode.

If a fault that activates the ERR pin is detected in round robin sleep, then the IC remains in normal mode until *t*WD_max elapses.

The following faults can trigger the EMM mode or the ERR pin, depending on the configuration in the ERR pin / EMM mask register:

- Overvoltage or undervoltage of a cell
- External NTC resistance measurement fault
- Open load diagnostics error for any voltage sensing and balancing pin
- Balancing overcurrent and undercurrent error
- ADC cross-check error
- Internal overtemperature detected
- Register CRC check fault detected
- Internal IC error

Setting the corresponding bits in the ERR pin and EMM mask register prevents faults from leading to an emergency signal (EMM) emission or to an ERR pin reaction.

18 Emergency mode (EMM) and ERR pin (ERR)

18.2 Electrical characteristics emergency mode (EMM) and ERR pin (ERR)

Table 21 Electrical characteristics

*V*vs = *V*vs__{functional, *T*j = -40°C to +150°C, all voltages with respect to GND, positive current flowing into pin (unless} otherwise specified)

Emergency mode EMM

ERR pin function

²⁸ Not subject to production test; verified by design or characterization.

19 Application information

19 Application information

19.1 External circuitry and components

Figure 31 External circuitry TLE9012DQU

Table 22 External components

(table continues...)

19 Application information

Name Symbol Typ. Unit Condition Filter capacitor (Gn/Un) CFB C_{FB} 100 nF Buffer capacitor CVS $|C_{VS}|$ 100 nF Filtering resistor RVS $|R_{VS}$ 5.1 $|\Omega$ Buffer capacitor on U12P C_{U12P} 100 nF Buffer capacitor on VREGOUT $C_{VREGOUT}$ 100 nF Buffer capacitor on VIO *C*_{VIO} 100 100 nF If VIO is connected to VREGOUT, then C_{VIO} is omitted. Buffer capacitor on VDDC C_{VDDC} 330 nF Bypass capacitor on iso UART C_{isoUART} 220 pF Input capacitor on TMP C_{TMP} 10 nF NTC filter resistor RTMP $R_{\sf TMP}$ 100 Ω NTC filter capacitor CT_IN $C_{\mathsf{T_IN}}$ 4.7 hF External wiring resistance $R_{\text{WH_ch}}$ 0.2 $\boxed{\Omega}$

Table 22 (continued) External components
TLE9012DQU Li-ion battery monitoring and balancing IC

19 Application information

Figure 32 Typical application diagram

TLE9012DQU Li-ion battery monitoring and balancing IC

20 Package information

20 Package information

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a Green Product. Green Products are RoHS compliant (Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

Information on alternative packages

Please visit www.infineon.com/packages.

Revision history

Revision history

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2022-01-24 Published by Infineon Technologies AG 81726 Munich, Germany

© 2022 Infineon Technologies AG All Rights Reserved.

Do you have a question about any aspect of this document? Email: erratum@infineon.com

Document reference IFX-Z8F80064980

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Infineon](https://www.mouser.com/infineon): [TLE9012DQUXUMA1](https://www.mouser.com/access/?pn=TLE9012DQUXUMA1)