

FEATURES


- Address access time, tAA: 6/7ns max.
- Chip select access time, tAC: 3ns max.
- Edge rate, tr/tr: 500ps (typ.)
- Write recovery times under 5ns
- Power supply current, IEE: -395mA
- Superior immunity against alpha particles provides virtually no soft error sensitivity
- Built with advanced ASSET™ I technology
- Fully compatible with Industry standard 10K/100K ECL I/O levels
- Improved noise margins with on-chip voltage and temperature compensation
- Open emitter output for easy memory expansion
- Available in hermetic DIP and Flatpack
- ESD protection of 2000V

DESCRIPTION

The Synergy SY10/100/101494 are 65536-bit Random Access Memories (RAMs), designed with advanced Emitter Coupled Logic (ECL) circuitry. The devices are organized as 16384-words-by-4-bits and meet the standard 10K/100K family I/O signal levels. All devices feature on-chip voltage and temperature compensation for improved noise margin.

The SY10/100/101494 employ proprietary circuit design techniques and Synergy's proprietary ASSET I advanced bipolar technology to achieve extremely fast access, write pulse width and write recovery times. ASSET I uses proprietary technology concepts to achieve significant reduction in parasitic capacitance while improving device packing density. Synergy's circuit design techniques, coupled with ASSET I, result not only in ultra-fast performance, but also allow device operation at reduced power levels with virtually no soft error sensitivity and with outstanding device reliability in volume production.



BLOCK DIAGRAM



* SA = Sense Amplifier
WA = Write Amplifier

ASSET is a trademark of Synergy Semiconductor Corporation

PIN CONFIGURATIONS



PIN NAMES

Label	Function
A0 - A13	Address Inputs
\overline{CS}	Chip Select
\overline{WE}	Write Enable
D0 - D3	Data Input (DIN)
DO0 - DO3	Data Output (DOUT)
Vcc	GND (0V)
VCCA	Output GND (0V)
VEE	Supply Voltage
NC	No Connect

TRUTH TABLE

Input			Output	Mode
\overline{CS}	\overline{WE}	DIN		
H	X	X	L	Disabled
L	L	H	L	Write "H"
L	L	L	L	Write "L"
L	H	X	DOUT	Read

NOTE:

H = High Voltage Level
L = Low Voltage Level
X = Don't Care

FUNCTIONAL DESCRIPTION

The Synergy SY10/100/101494 are 65536-bit RAMs organized as 16384-words-by-4-bits. Memory cell selection is achieved by using the 14 address bits designated as A0 through A13. Each of the 2^{14} possible input address combinations corresponds to a unique word location in memory. The active low Chip Select (\overline{CS}) is provided for memory expansion. The active low Write Enable (\overline{WE}) controls the read and write operation. Data resident on the DIN inputs (D0 through D3) is written into the addressed location only when \overline{WE} and \overline{CS} are held low. In order to perform a read operation, \overline{WE} is held high, \overline{CS} is held low

and the non-inverted output data at the addressed location is transferred to DOUT (DO0 through DO3) to be read out. Open emitter outputs are provided for maximum flexibility and memory expansion by allowing output wire-OR connections. External termination of 50Ω to $-2.0V$ or an equivalent circuit must be used to provide the specified output levels.

The outputs are brought to a logical low level when the RAM is being written into ($\overline{WE} = \text{LOW}$) or when the device is deselected via the active low chip select pin ($\overline{CS} = \text{HIGH}$).

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Rating	Symbol	Value	Unit
VEE Pin Potential to Vcc Pin	VEE	+0.5 to -7.0	V
Input Voltage	VIN	+0.5 to -2.0	V
DC Output Current (Output High)	IOUT	-30	mA
Temperature Under Bias	Tc	-55 to +125	°C
Storage Temperature	Tstore	-65 to +150	°C

NOTE:

- Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to ABSOLUTE MAXIMUM RATING conditions for extended periods may affect device reliability.

GUARANTEED OPERATING CONDITIONS

Parameter	Symbol	Min.	Typ.	Max.	Unit	
Supply Voltage ⁽¹⁾	10K	VEE	-5.46	-5.2	-4.94	V
		Tc	0	—	75	°C
Supply Voltage ⁽¹⁾	100K	VEE	-4.8	-4.5	-4.2	V
		Tc	0	—	85	°C
Supply Voltage ⁽¹⁾	101K	VEE	-5.46	-5.2	-4.94	V
		Tc	0	—	85	°C

NOTE:

- Referenced to Vcc.

RISE AND FALL TIME

Parameter	Code ⁽¹⁾	Symbol	Min.	Typ.	Max.	Unit
Output Rise Time	F	tr	—	500	—	ps
Output Fall Time	F	tf	—	500	—	ps

NOTE:

- F = Fast Edge Rate
S = Standard Edge Rate

CAPACITANCE

Parameter	Symbol	Min.	Typ.	Max.	Unit
Input Pin Capacitance	CIN	—	4	—	pF
Output Pin Capacitance	COU	—	5	—	pF

10K DC ELECTRICAL CHARACTERISTICS

VCC = 0V; Tc = 0°C to +75°C; VEE = -5.2V; Airflow > 2.5m/s; Output Load = 50Ω to -2.0V

Symbol	Parameter	Tc	Min.	Max.	Unit	Condition
VOH	Output High Voltage	0°C +25°C +75°C	-1000 -960 -900	-840 -810 -720	mV	VIN = VIH Max. or VIL Min.
VOL	Output Low Voltage	0°C +25°C +75°C	-1870 -1850 -1830	-1665 -1650 -1625	mV	VIN = VIH Max. or VIL Min.
VOHC	Output High Voltage	0°C +25°C +75°C	-1020 -980 -920	— — —	mV	VIN = VIH Min. or VIL Max.
VOLC	Output Low Voltage	0°C +25°C +75°C	— — —	-1645 -1630 -1605	mV	VIN = VIH Min. or VIL Max.
VIH	Input High Voltage	0°C +25°C +75°C	-1145 -1105 -1045	-840 -810 -720	mV	Guaranteed Input Voltage High for All Inputs
VIL	Input Low Voltage	0°C +25°C +75°C	-1870 -1850 -1830	-1490 -1475 -1450	mV	Guaranteed Input Voltage Low for All Inputs
IiH	Input High Current	0°C to +75°C	0.0	20	μA	VIN = VIH Max.
IiL	Input Low Current	0°C to +75°C	-2	2	μA	VIN = VIL Min.
IiL	CS Input Low Current	0°C to +75°C	30	170	μA	VIN = VIL Min.
IiH	CS Input High Current	0°C to +75°C	40	220	μA	VIN = VIH Max.
IiL	WE Input Low Current	0°C to +75°C	-2	35	μA	VIN = VIL Min.
IiH	WE Input High Current	0°C to +75°C	0.0	60	μA	VIN = VIH Max.
IEE	Power Supply Current	0°C to +75°C	-395	—	mA	All Inputs and Outputs Open

100K/101K DC ELECTRICAL CHARACTERISTICS

VCCA = 0V VEE = -4.5V (100K) Tc = 0°C to +85°C Airflow > 2.5m/s
 VCC = 0V VEE = -5.2V (101K) Output Load = 50Ω to -2.0V

Symbol	Parameter	Min.	Max.	Unit	Condition
VOH	Output High Voltage	-1025	-880	mV	VIN = VIH Max. or VIL Min.
VOL	Output Low Voltage	-1810	-1620	mV	VIN = VIH Max. or VIL Min.
VOHC	Output High Voltage	-1035	—	mV	VIN = VIH Min. or VIL Max.
VOLC	Output Low Voltage	—	-1610	mV	VIN = VIH Min. or VIL Max.
VIH	Input High Voltage	-1165	-880	mV	Guaranteed Input Voltage High for All Inputs
VIL	Input Low Voltage	-1810	-1475	mV	Guaranteed Input Voltage Low for All Inputs
IiH	Input High Current	0.0	20	μA	VIN = VIH Max.
IiL	Input Low Current	-2	2	μA	VIN = VIL Min.
IiL	CS Input Low Current	30	170	μA	VIN = VIL Min.
IiH	CS Input High Current	40	220	μA	VIN = VIH Max.
IiL	WE Input Low Current	-2	35	μA	VIN = VIL Min.
IiH	WE Input High Current	0.0	60	μA	VIN = VIH Max.
IEE	Power Supply Current	-395	—	mA	All Inputs and Outputs Open


AC ELECTRICAL CHARACTERISTICS

AC TEST CONDITIONS


VCC = VCCA = 0V Output Load = 50Ω to -2.0V
 VEE = -5.2V ± 5%(10K) TC = 0°C to +75°C (10K)
 VEE = -4.5V ± 0.3V(100K) TC = 0°C to +85°C (100K/101K)
 VEE = -5.2V ± 5%(101K) Airflow > 2.5m/s

	Tc	V _{IH}	V _{IL}
10K	0°C	-0.933V	-1.733V
	+25°C	-0.90V	-1.70V
	+75°C	-0.863V	-1.663V
100/101K	0°C to +85°C	-0.90V	-1.70V

Loading Condition



Input Pulse



tr = tf = 1.0ns typ.

OUTPUT LOAD: RL = 50Ω

CL = 5pF* (typ.)



* (Modeled as 50Ω transmission line terminated to -2V.)

NOTE: All timing measurements referenced to 50% input levels.

READ CYCLE


Symbol	Parameter	SY10494-6 SY100494-6 SY101494-6		SY10494-7 SY100494-7 SY101494-7		Unit
		Min.	Max.	Min.	Max.	
tAA	TAVQV	—	6	—	7	ns
tAC	TSLQV	—	3	—	3	ns
tRC	TSHQL	—	3	—	3	ns

READ CYCLE TIMING DIAGRAM



WRITE CYCLE

Symbol	Parameter	SY10494-6 SY100494-6 SY101494-6		SY10494-7 SY100494-7 SY101494-7		Unit	
		Min.	Max.	Min.	Max.		
t _{WW}	TWLWH	Write Pulse Width	5	—	6	—	ns
t _{WS}	TWLQL	Write Disable Time	—	3	—	3	ns
t _{WR}	TWHQV	Write Recovery Time	—	5	—	5	ns
t _{SA}	TAVWL	Address Set-up Time	1	—	1	—	ns
t _{SC}	TSLWL	Chip Select Set-up Time	1	—	1	—	ns
t _{SD}	TDVWL	Data Set-up Time	1	—	1	—	ns
t _{HA}	TWHAX	Address Hold Time	1	—	1	—	ns
t _{HC}	TWHSX	Chip Select Hold Time	1	—	1	—	ns
t _{HD}	TWHDX	Data Hold Time	1	—	1	—	ns

WRITE CYCLE TIMING DIAGRAM


PRODUCT ORDERING CODE

Speed (ns)	Ordering Code	Edge Rate	Package Type	Operating Range
6	SY10494-6CCF	Fast	C28-1	Commercial
	SY10494-6FCF	Fast	F28-1	Commercial
6	SY100494-6CCF	Fast	C28-1	Commercial
	SY100494-6FCF	Fast	F28-1	Commercial
6	SY101494-6CCF	Fast	C28-1	Commercial
	SY101494-6FCF	Fast	F28-1	Commercial

Speed (ns)	Ordering Code	Edge Rate	Package Type	Operating Range
7	SY10494-7CCF	Fast	C28-1	Commercial
	SY10494-7FCF	Fast	F28-1	Commercial
7	SY100494-7CCF	Fast	C28-1	Commercial
	SY100494-7FCF	Fast	F28-1	Commercial
7	SY101494-7CCF	Fast	C28-1	Commercial
	SY101494-7FCF	Fast	F28-1	Commercial

