

# 8V/1A, 5V/250mA Dual Regulator with Independent Output Enables and NoCap<sup>TM</sup>

### Description


The CS8371 is a 8V/5V dual output linear regulator. The 8V  $\pm$ 5% output sources 1A, while the 5V  $\pm$ 5% output sources 250mA. Each output is controlled by its own ENABLE lead. Setting the ENABLE input high turns on the associated regulator output. Holding both ENABLE inputs low puts the IC into sleep mode where current consumption is less than 10 $\mu$ A.

The regulator is protected against overvoltage, short-circuit and ther-


mal runaway conditions. The device can withstand 45V load dump transients making suitable for use in automotive environments. Cherry's proprietary NoCap<sup>TM</sup> solution is the first technology which allows the output to be stable without the use of an external capacitor.

The CS8371 is available in a 7 lead TO-220 package with copper tab. The tab can be connected to a heatsink if necessary.

### Block Diagram



NoCap is a trademark of Cherry Semiconductor Corporation, and has Patent Pending.





Cherry Semiconductor Corporation 2000 South County Trail, East Greenwich, RI 02818 Tel: (401)885-3600 Fax: (401)885-5786 Email: info@cherry-semi.com Web Site: www.cherry-semi.com

rr Company

#### Absolute Maximum Ratings

Power Dissipation	Internally Limited
ENABLE Input Voltage Range	0.6V to +10.0V
Load Current (8V Regulator)	
Load Current (5V Regulator)	
Transient Peak Voltage (31V load dump @ 14V V <sub>CC</sub> )	45V
Storage Temperature Range	
Junction Temperature Range	40°C to +150°C
Lead Temperature Soldering: Wave Solder (through hole styles only)	10 sec. max, 260°C peak

 $\begin{aligned} \text{Electrical Characteristics: -40 °C} &\leq T_{|V|} \leq +85 ^{\circ} C, \ 10.5 V \leq V_{|C|} \leq 16.0 V, \ \text{ENABLL}_1 = 1 \text{ NABLL}_2 \approx 5.0 V, \\ & I_{|OC|(1)} \sim I_{|OC|(1)} = 5.0 \text{ mA, unless otherwise stated.} \end{aligned}$ 


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Primary Output (V <sub>OUT1</sub> )					
Output Voltage	$I_{OUT1} = 1.0A$	7.60	8.00	8.40	V
Line Regulation	$10.5 \text{V} \le \text{V}_{\text{CC}} \le 26 \text{V}$			50	mV
Load Regulation	$5\text{mA} \le I_{\text{OUT1}} \le 1.0\text{A}$			150	mV
Sleep Mode Quiescent Current	$V_{CC} = 14V$ , $ENABLE_1 = ENABLE_2 = 0V$	0	0.2	10.0	μΑ
Quiescent Current	$V_{CC} = 14V$ , $I_{OUT1} = 1.0A$ , $I_{OUT2} = 250mA$			30	mA
Dropout Voltage	$I_{OUT1} = 250 \text{mA}$			1.2	' V
Dropout Voltage	$I_{OUT1} = 1.0A$			1.5	V
Quiescent Bias Current	$I_{OUT1} = 5mA$ , $ENABLE_2 = 0V$ , $V_{CC} = 14V$ $I_Q = I_{CC} - I_{OUT1}$			10	mA
Quiescent Bias Current	$I_{OUT1} = 1.0A$ , ENABLE <sub>2</sub> = 0V, $V_{CC} = 14V$ $I_{Q} = I_{CC} - I_{OUT1}$			22	mA
Ripple Rejection	$f$ = 120Hz, $V_{CC}$ = 14V with 1.0V <sub>PP</sub> AC, $C_{OUT}$ = 0 $\mu$ F		90		đВ
	$f = 10$ kHz, $V_{CC} = 14$ V with $1.0$ V <sub>PP</sub> AC,		74		dB
	$C_{OUT} = 0\mu F$ $f = 20kHz$ , $V_{CC} = 14V$ with $1.0V_{PP}$ AC, $C_{OUT} = 0\mu F$		68		dB
Current Limit	$V_{CC} = 16V$	1.1		2.5	Α
Overshoot Voltage	$5\text{mA} \le I_{\text{REG1}} \le 1.0\text{A}$			6.0	v
Output Noise	10Hz-100kHz		300		$\mu V_{rms}$
Secondary Output (V <sub>OUT2</sub> )					
Output Voltage	$I_{OUT2} = 250 \text{mA}$	4.75	5.00	5.25	V
Line Regulation	$7V \le V_{CC} \le 26V$			40	mV
Load Regulation	$5mA \le I_{OUT2} \le 250mA$			100	mV
Dropout Voltage	$I_{OUT2} = 5.0 \text{mA}$			2.2	V
Dropout Voltage	$I_{OUT2} = 250 \text{mA}$			2.5	V
Quiescent Bias Current	$I_{OUT2} = 5mA$ , $ENABLE_1 = 0V$ , $V_{CC} = 14V$ $I_Q = I_{CC} - I_{OUT2}$			. , <b>7</b> ,	mA
Quiescent Bias Current	$I_{OUT2} = 250$ mA, ENABLE <sub>1</sub> = 0V, $V_{CC} = 14$ V $I_Q = I_{CC} - I_{OUT2}$			8	mA
Ripple Rejection	$f = 120$ Hz, $V_{CC} = 14V$ with 1.0 $V_{PP}$ AC,		90		dB
	$C_{OUT} = 0\mu F$ $f = 10kHz$ , $V_{CC} = 14V$ with $1.0V_{PP}$ AC,		75		dB
	$C_{OUT} = 0\mu F$ $f = 20kHz$ , $V_{CC} = 14V$ with 1.0 $V_{PP}$ AC, $C_{OUT} = 0\mu F$		67		dВ

# $$\begin{split} 1 &|| ectrical| Characteristics; -40^{\circ}C < T_{A} \leq +85^{\circ}C, &|| 0.5V < V_{CC} < 16.0V, &|| FNAB11 || = 1 || NAB115 || = 5.0V \\ &|| 1_{OU(1)} - 1_{D1}|||_{2} = 5.0mA, &|| unless otherwise stated. \end{split}$$


PARAMETER	rest conditions	MIN	TYP	MAX	UNIT
Secondary Output (V <sub>OUT2</sub> ): co	ontinued	'			
Current Limit	V <sub>CC</sub> = 16V	270		600	mA
Overshoot Voltage	$5\text{mA} \le I_{\text{REG2}} \le 250\text{mA}$			4.3	V
Output Noise			170		$\mu V_{rms}$
ENABLE Function (ENABLE)					
Input Current	$V_{CC} = 14V, 0V \le ENABLE \le 5.5V$	-150		150	μΑ
Input Voltage	Low High	2.0		0.8 5.0	V
Protection Circuitry					
ESD Threshold	Human Body Model	±2.0	±4.0		kV
Overvoltage Shutdown		24		30	V
Thermal Shutdown	Guaranteed by Design	150	180		°C
Thermal Hysteresis			30		°C

Package Pin Description		
PACKAGE PIN #	PIN SYMBOL	FUNCTION
7 Lead TO-220		
1	ENABLE <sub>1</sub>	ENABLE control for the 8V, 1A output
<b>2</b> 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	ENABLE <sub>2</sub>	ENABLE control for the 5V, 250mA output
3	$V_{OUT2}$	5V ±5%, 250mA regulated output
4	Gnd	Ground
5	Sense	Sense feedback for the primary 8V output
6	$v_{cc}$	Supply voltage, usually from battery
7	$V_{OUT1}$	8V ±5%, 1A regulated output


#### **Typical Performance Characteristics**




Regulator 1 Output Voltage



Regulator 2 Output Voltage




Regulator 1 Dropout Voltage




5 6 Time (μs) Regulator 1 Startup

5 6 7 Time (μs) Regulator 2 Startup




Regulator 1 Line Transient Response


#### **Expiral Performance Characteristics: continued**




Regulator 2 Line Transient Response




Regulator 1 Load Transient Response




Regulator 2 Load Transient Response



Regulator 1 Ripple Rejection



Regulator 2 Ripple Rejection



Regulator 1 Stability

#### Definition of Terms

Dropout Voltage: The input-output voltage differential at which the circuit ceases to regulate against further reduction in input voltage. Measured when the output voltage has dropped 100mV from the nominal value obtained at 14V input, dropout voltage is dependent upon load current and junction temperature.

Current Limit: Peak current that can be delivered to the output.

**Input Voltage:** The DC voltage applied to the input terminals with respect to ground.

Input Output Differential: The voltage difference between the unregulated input voltage and the regulated output voltage for which the regulator will operate.

Line Regulation: The change in output voltage for a change in the input voltage. The measurement is made under conditions of low dissipation or by using pulse techniques such that the average chip temperature is not significantly affected. Load Regulation: The change in output voltage for a change in load current at constant chip temperature.


Long Term Stability: Output voltage stability under accelerated life-test conditions after 1000 hours with maximum rated voltage and junction temperature.

Output Noise Voltage: The rms AC voltage at the output, with constant load and no input ripple, measured over a specified frequency range.

**Quiescent Current:** The part of the positive input current that does not contribute to the positive load current. The regulator ground lead current.

**Ripple Rejection:** The ratio of the peak-to-peak input ripple voltage to the peak-to-peak output ripple voltage.

**Temperature Stability of V**<sub>OUT</sub>: The percentage change in output voltage for a thermal variation from room temperature to either temperature extreme.



#### Application Notes

With separate control of each output channel, the CS8371 is ideal for applications where each load must be switched independently. In an automotive radio, the 8V output drives the displays and tape drive motors while the 5V output supplies the Tuner IC and memory.

#### Stability Considerations/NoCap™

Normally a low dropout or quasi-low dropout regulator (or any type requiring a slow lateral PNP in the control loop) necessitates a large external compensation capacitor at the output of the IC. The external capacitor is also used to curtail overshoot, determine startup delay time and load transient response.

Traditional LDO regulators typically have low unity gain bandwidth, display overshoot and poor ripple rejection. Compensation is also an issue because the high frequency load capacitor value, ESR (Equivalent Series Resistance) and board layout parasitics all can create oscillations if not properly accounted for.

NoCap™ is a Cherry Semiconductor exclusive output stage which internally compensates the LDO regulator

over temperature, load and line variations without the need for an expensive external capacitor. It incorporates high gain (>80dB) and large unity gain bandwidth (>100kHz) while maintaining many of the characteristics of a single-pole amplifier (large phase margin and no overshoot).

NoCap<sup>TM</sup> is ideally suited for slow switching or steady loads. If the load displays large transient current requirements, such as with high frequency microprocessors, an output storage capacitor may be needed. Some large capacitor and small capacitor ESR values at the output may cause small signal oscillations at the output. This will depend on the load conditions. With these types of loads, a traditional output stage may be better suited for proper operation.

Output 1 employs  $NoCap^{TM}$ . Refer to the plots in the Typical Performance Characteristics section for appropriate output capacitor selections for stability if an external capacitor is required by the switching characteristics of the load. Output 2 has a Darlington NPN-type output structure and is inherently stable with any type of capacitive load or no capacitor at all.

## Calculating Power Dissipation in a Dual Output Linear Regulator

The maximum power dissipation for a dual output regulator (Figure 1) is

$$\begin{array}{l} P_{D(max)} = \{V_{IN(max)} - V_{OUT1(min)}\}I_{OUT1(max)} + \\ \{V_{IN(max)} - V_{OUT2(min)}\}I_{OUT2(max)} + V_{IN(max)}I_{Q'} \\ \end{array}$$

#### where

V<sub>IN(max)</sub> is the maximum input voltage,

 $V_{OUT_1(min)}$  is the minimum output voltage from  $V_{OUT_1}$ ,

 $V_{OUT_2(min)}$  is the minimum output voltage from  $V_{OUT_2}$ ,

 $I_{OUT_{1}\left(max\right)}$  is the maximum output current, for the application,

 $I_{\text{OUT}_2(\text{max})}$  is the maximum output current, for the application,

 $I_Q$  is the quiescent current the regulator consumes at  $I_{OUT(\max)}.$ 

Once the value of  $P_{D(max)}$  is known, the maximum permissible value of  $R\Theta_{IA}$  can be calculated:

$$R\Theta_{JA} = \frac{150^{\circ}C - T_A}{P_D}$$
 (2)

The value of  $R\Theta_{JA}$  can then be compared with those in the package section of the data sheet. Those packages with  $R\Theta_{JA}$ 's less than the calculated value in equation 2 will keep the die temperature below 150°C.

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heatsink will be required.




Figure 1: Dual output regulator with key performance parameters labeled.

#### Heatsinks

A heatsink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of  $R\Theta_{IA}$ :

$$R\Theta_{JA} = R\Theta_{JC} + R\Theta_{CS} + R\Theta_{SA}, \tag{3}$$

where

 $R\Theta_{IC}$  = the junction-to-case thermal resistance,

 $R\Theta_{CS}$  = the case-to-heatsink thermal resistance, and

 $R\Theta_{SA}$  = the heatsink-to-ambient thermal resistance.


 $R\Theta_{JC}$  appears in the package section of the data sheet. Like  $R\Theta_{JA}$ , it too is a function of package type.  $R\Theta_{CS}$  and  $R\Theta_{SA}$  are functions of the package type, heatsink and the interface between them. These values appear in heatsink data sheets of heatsink manufacturers.



#### PACKAGI DIMENSIONS IN mm (INCHES)

7 Lead TO-220 (T) Straight		
→ 10.54 (415) → 9.78 (395)	4.83 (.190) 4.06 (.160)	
2.87 (.113) 2.62 (.103) 6.55 (.258) 5.94 (.234) 3.98 (.156) 3.71 (.146)	14.99 (.590) 14.22 (.560)	
14.22 (.560) 13.72 (.540) 0.94 (.037)		
1.40 (055) 1.14 (045) 7.75 (305) 7.49 (285)	0.56 (.022) 0.36 (.014) 2.92 (.115) 2.29 (.090)	

# | Thermal Data | TO-220 | RΘ<sub>JC</sub> | typ | 2.4 °C/W | RΘ<sub>JA</sub> | typ | 50 °C/W |



Ordering Information		
Part Number	Description	
CS8371ET7	7 Lead TO-220 Straight	
CS8371ETVA7	7 Lead TO-220 Vertical	

Cherry Semiconductor Corporation reserves the right to make changes to the specifications without notice. Please contact Cherry Semiconductor Corporation for the latest available information.