

ON SCREEN DISPLAY PROCESSOR


The KS5516-XX is a CMOS LSI with on screen display function, sync separator & expander function.

FUNCTIONS

- On screen display
- Sync separator and sync detector
- General expander

FEATURES

- Character capacity: 240 (24 column X 10 row)
- Construction of character: 12X18 dots
- 128 kind of character
- Display position : 62 horizontal position
: 64 vertical position
- Character size: 4X4 times of normal
- Blinking: character unit
- Back Ground coloring: 8 colors
- Synchronous ways: automatic selection internal or external synchronization
- General output: 4bit (by serial data)
- Built in sync separator & sync detector
- Built in 4 fac oscillation circuit
- NTSC/PAL/SECAM mode
- Clamp circuit




ORDERING INFORMATION

Device	Package	Operating Temperature
KS5516-XX	24-SDIP-300	-20°C → 70°C

OPTION CODE INFORMATION

Code No.	Remark
-01	English, Russian
-04	Chinese
-08	Arabic

BLOCK DIAGRAM



PIN DESCRIPTION

Pin No	Symbol	I/O	Function
1	DGND	—	Digital ground
2	SCK	I	Serial clock input. When CSB pin is "L" then serial data is inputted by microm. Hysteresis input.
3	ACB	I	Auto clear pin. If "L" then all circuit is reset built-in pull up resistor. Hysteresis input.
4	OSC IN	I	LC oscillation pin. Standard frequency is 7MHz & the horizontal start position is controlled by the clock of oscillation block.
5	OSC OUT	O	
6	CSB	I	While pin 6 is low, serial data input is active. Built-in pull up resistor
7	SIN	I	Serial data input pin. Built-in pull up resistor
8	P1	O	General output port1
9	CLAMP IN	I	Clamp input pin of composite video signal
10	AGND	—	Analog ground
11	LPF	—	Low pass filter
12	AFCFIL	—	AFC filter output
13	CVIN	I	Composite video signal input
14	SCCR	I	Secam chroma input
15	CVOUT	O	Composite video output : 2V _{p-p}
16	AVDD	—	Analog VDD
17	FSC	I	FSC input
18	AFCR	I	VCO oscillation frequency control
19	SYD	O	When sync signal is inputted, then SYD is high.
20	NC	—	No connection
21	COLOR OUT	O	Blueback color signal output
22	P2	O	General output port2
23	P3	O	General output port3
24	DVDD	—	Digital VDD

ABSOLUTE MAXIMUM RATINGS ($T_A=25^\circ\text{C}$)

Characteristics	Symbol	Value	Unit
Supply Voltage	V_{DD}	-0.3~6.0	V
Input voltage	V_I	$V_{SS}-0.3 \leq V_{IN} \leq V_{DD}+0.3$	V
Power Dissipation	P_D	300	mW
Operating Temperature	T_{OPR}	-20~+70	$^\circ\text{C}$
Storage Temperature	T_{STG}	-40~+125	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_A=25^\circ\text{C}$ $AV_{DD}=DV_{DD}=5V$)

Characteristics	Symbol	Min	Typ	Max	Unit
Operating Voltage	DV_{DD}	4.5	5.0	5.5	V
Operating Voltage	AV_{DD}	4.5	5.0	5.5	V
Operating Current	I_{CC}	10	18	25	mA
PIN 12 DC Voltage	V_{P12}	2.25	2.5	2.75	V
PIN 13 DC Voltage	V_{P13}	1.3	1.45	1.6	V
AFC Free-run Frequency	F_{FR}	15.5	15.7	15.9	KHz
AFC Pulse Width	t_{WD}	3.7	4.0	4.3	μsec
AFC Delay Time	t_D	1.0	2.5	4.0	μsec
AFC Lock Range H	F_{ALH}	+600	—	—	Hz
AFC Lock Range L	F_{ALL}	—	—	-900	Hz
AFC Capture Range H	F_{ACH}	+400	—	—	Hz
AFC Capture Range L	F_{ACL}	—	—	-700	Hz
SYNC DET. Lock Range H	F_{LH}	143	153	163	KHz
SYNC DET. Lock Range L	F_{LL}	6.7	7.7	8.7	KHz
SYNC DET. Capture Range H	F_{CH}	100	107	114	KHz
SYNC DET. Capture Range L	F_{CL}	14.3	15.3	16.3	KHz
V-SYNC Delay Time	t_{VD}	10	14	—	μsec
Oscillation Level	V_{OSC}	3.0	3.5	4.0	V_{PP}
Oscillation Frequency	F_{OSC}	6.3	7.0	7.7	MHz
Blueback Sync Tip Level	V_{BST}	1.1	1.3	1.5	V
Blueback Pedestal Level	V_{BPD}	1.75	1.95	2.15	V
Blueback Color Burst Level H	V_{BSH}	2.0	2.2	2.4	V
Blueback Color Level H	V_{BCH}	2.55	2.75	2.95	V
FSC Input Level	V_{FSC}	1.2	1.5	2.0	V_{PP}

OPERATION DESCRIPTION

MEMORY STRUCTURE

After recording the serial data from μ -COM to RAM and control register, it is need by H-sync and V-sync that detecting from composite video signal, and then mix the character data of ROM to composite video signal.

When composite video signal is input, KS5516 output the blueback signal by divide and mixture the 4 fsc signal.

The following table is data structure from MICOM.

- Memory address consists of 16 bit
- The data of address 0-239 is character data which is display on the screen.
- The address 240-244 is the control register
- The upper 4 bit don't care bit

Bit Addr	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
0	0	0	0	0	P	CH2	CH1	CH0	BLI	C6	C5	C4	C3	C2	C1	C0
										(ROM Address)						
239	0	0	0	0	P	CH2	CH1	CH0	BLI	C6	C5	C4	C3	C2	C1	C0
240	0	0	0	0	P	INT NON	HSZ 21	HSZ 20	HSZ 11	HSZ 10	HP5	HP4	HP3	HP2	HP1	HP0
241	0	0	0	0	P	BLI2	VSZ 21	VSZ 20	VSZ 11	VSZ 10	VP5	VP4	VP3	VP2	VP1	VP0
242	0	0	0	0	P	DSP 3	DSP 2	DSP 1	RAM ERS	TEST	TC	LEV 1	LEV 0	PH2	PH1	PH0
243	0	0	0	0	P	—	LE BK	LE CHA	DSP ON	BLK 1	BLK 0	BLI 1	BLI 0	EX	YM	BCO
244	0	0	0	0	P	SECAM	NT/ PAL	—	PD3	PD2	—	PD0	PC3	PC2	PC1	PC0



CONTROL REGISTER

1) Register 240

DA0-DAA	Register	Content		Remark																	
		State	Function																		
0	HP0	0	HS is horizontal display start position $HS = T_c \cdot (4 \cdot (\sum_{n=0}^5 HP_n \cdot 2^n) + N)$ $T_c: OSC, \text{ Period } (1/7MHz=143 \text{ nsec})$ <table border="1" style="margin: 10px auto;"> <thead> <tr> <th>HSZ11</th> <th>HSZ10</th> <th rowspan="2">N</th> </tr> <tr> <th>HSZ21</th> <th>HSZ20</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>9</td> </tr> <tr> <td>0</td> <td>1</td> <td>10</td> </tr> <tr> <td>1</td> <td>0</td> <td>11</td> </tr> <tr> <td>1</td> <td>1</td> <td>12</td> </tr> </tbody> </table>	HSZ11	HSZ10	N	HSZ21	HSZ20	0	0	9	0	1	10	1	0	11	1	1	12	Horizontal start position
		HSZ11		HSZ10	N																
HSZ21	HSZ20																				
0	0	9																			
0	1	10																			
1	0	11																			
1	1	12																			
1	1																				
1	HP1	0																			
		1																			
2	HP2	0																			
		1																			
3	HP3	0																			
		1																			
4	HP4	0																			
		1																			
5	HP5	0																			
		1																			
6	HSZ10	0	1st line <table border="1" style="margin: 10px auto;"> <thead> <tr> <th>HSZ11</th> <th>HSZ10</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1X</td> <td>2X</td> </tr> <tr> <td>1</td> <td>3X</td> <td>4X</td> </tr> </tbody> </table>	HSZ11	HSZ10	0	1	0	1X	2X	1	3X	4X	1'st line character size control to horizontal direction							
		HSZ11		HSZ10	0	1															
0	1X	2X																			
1	3X	4X																			
1																					
7	HSZ11	0																			
		1																			
8	HSZ20	0	2nd-10th line <table border="1" style="margin: 10px auto;"> <thead> <tr> <th>HSZ21</th> <th>HSZ20</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1X</td> <td>2X</td> </tr> <tr> <td>1</td> <td>3X</td> <td>4X</td> </tr> </tbody> </table>	HSZ21	HSZ20	0	1	0	1X	2X	1	3X	4X	2nd-10th line character size control to horizontal direction							
		HSZ21		HSZ20	0	1															
0	1X	2X																			
1	3X	4X																			
1																					
9	HSZ21	0																			
		1																			
A	INT/ NON	0	Interface mode	-																	
		1	Non interface mode																		

2) Register 241

DA0- DAA	Register	Content		Remark										
		State	Function											
0	VP0	0	VS is Vertical start position	Vertical start position										
		1	$VS = H * (4 * (\sum_{n=0}^5 VPn * 2^n) + 3)$											
1	VP1	0	H: horizontal synchronous pulse time											
		1												
2	VP2	0												
		1												
3	VP3	0												
		1												
4	VP4	0												
		1												
5	VP5	0												
		1												
6	VSZ10	0		<table border="1"> <tr> <td>VSZ10 \ VSZ11</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1X</td> <td>2X</td> </tr> <tr> <td>1</td> <td>3X</td> <td>4X</td> </tr> </table>	VSZ10 \ VSZ11	0	1	0	1X	2X	1	3X	4X	1'st line character size control to vertical direction
		VSZ10 \ VSZ11		0	1									
0	1X	2X												
1	3X	4X												
1														
7	VSZ11	0												
		1												
8	VSZ20	0	<table border="1"> <tr> <td>VSZ20 \ VSZ21</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1X</td> <td>2X</td> </tr> <tr> <td>1</td> <td>3X</td> <td>4X</td> </tr> </table>	VSZ20 \ VSZ21	0	1	0	1X	2X	1	3X	4X	2th-10th line character size control to vertical direction	
		VSZ20 \ VSZ21	0	1										
0	1X	2X												
1	3X	4X												
1														
9	VSZ21	0												
		1												
A	BLI2	0	V-SYNC 64 divide (=1sec)	Control the blink period										
		1	V-SYNC 32 divide (=0.5sec)											

3) Register 242

DA0- DAA	Register	Content				Remark																																																																																																																																																																																											
		State	Function																																																																																																																																																																																														
0	PH0	0	<table border="1"> <thead> <tr> <th>P2</th> <th>P1</th> <th>P0</th> <th>NTSC</th> <th>PAL</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>black</td> <td>black</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>$n/2$</td> <td>$n/2$</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>$7\pi/4$</td> <td>$+\pi/4$</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>π</td> <td>$\pm\pi$</td> </tr> <tr> <td rowspan="2">1</td> <td rowspan="2">PH1</td> <td>0</td> <td rowspan="6"> <table border="1"> <thead> <tr> <th>P2</th> <th>P1</th> <th>P0</th> <th>NTSC</th> <th>PAL</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>black</td> <td>black</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>$n/2$</td> <td>$n/2$</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>$7\pi/4$</td> <td>$+\pi/4$</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>π</td> <td>$\pm\pi$</td> </tr> <tr> <td rowspan="2">2</td> <td rowspan="2">PH2</td> <td>0</td> <td rowspan="6"> <table border="1"> <thead> <tr> <th>P2</th> <th>P1</th> <th>P0</th> <th>NTSC</th> <th>PAL</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>black</td> <td>black</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>$n/2$</td> <td>$n/2$</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>$7\pi/4$</td> <td>$+\pi/4$</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>π</td> <td>$\pm\pi$</td> </tr> <tr> <td rowspan="2">3</td> <td rowspan="2">LEVEL0</td> <td>0</td> <td rowspan="6"> <table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table> </td> <td rowspan="6">Back ground color control bit</td> </tr> <tr> <td>1</td> <td rowspan="6"> <table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table> </td> </tr> <tr> <td rowspan="2">4</td> <td rowspan="2">LEVEL1</td> <td>0</td> <td rowspan="6"> <table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table> </td> <td rowspan="6">Color level control</td> </tr> <tr> <td>1</td> <td rowspan="6"> <table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table> </td> </tr> <tr> <td rowspan="2">5</td> <td rowspan="2">TC</td> <td>0</td> <td rowspan="2">$1H=454T_c$ $T_c=2f_{osc}$</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>$1H=455T_c$</td> </tr> <tr> <td rowspan="2">6</td> <td rowspan="2">TEST</td> <td>0</td> <td>Active mode</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>Test mode</td> </tr> <tr> <td rowspan="2">7</td> <td rowspan="2">RAM ERS</td> <td>0</td> <td>RAM no erase</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>RAM erase</td> </tr> <tr> <td rowspan="2">8</td> <td rowspan="2">DSP1</td> <td>0</td> <td>Display method of the first is fixed by BLK0 & BLK1</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>Display method of the first is variable</td> </tr> <tr> <td rowspan="2">9</td> <td rowspan="2">DSP2</td> <td>0</td> <td>Display method of 2nd-9th is fixed by BLK0 & BLK1</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>Display method of 2nd-9th is variable</td> </tr> <tr> <td rowspan="2">A</td> <td rowspan="2">DSP3</td> <td>0</td> <td>Display method of 10th is fixed by BLK0 & BLK1</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>Display method of 10th is variable</td> </tr> </tbody> </table> </td></tr></tbody></table></td></tr></tbody></table>	P2	P1	P0	NTSC	PAL	0	0	0	black	black	0	0	1	$n/2$	$n/2$	0	1	0	$7\pi/4$	$+\pi/4$	0	1	1	0	0	1	0	0	π	$\pm\pi$	1	PH1	0	<table border="1"> <thead> <tr> <th>P2</th> <th>P1</th> <th>P0</th> <th>NTSC</th> <th>PAL</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>black</td> <td>black</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>$n/2$</td> <td>$n/2$</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>$7\pi/4$</td> <td>$+\pi/4$</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>π</td> <td>$\pm\pi$</td> </tr> <tr> <td rowspan="2">2</td> <td rowspan="2">PH2</td> <td>0</td> <td rowspan="6"> <table border="1"> <thead> <tr> <th>P2</th> <th>P1</th> <th>P0</th> <th>NTSC</th> <th>PAL</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>black</td> <td>black</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>$n/2$</td> <td>$n/2$</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>$7\pi/4$</td> <td>$+\pi/4$</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>π</td> <td>$\pm\pi$</td> </tr> <tr> <td rowspan="2">3</td> <td rowspan="2">LEVEL0</td> <td>0</td> <td rowspan="6"> <table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table> </td> <td rowspan="6">Back ground color control bit</td> </tr> <tr> <td>1</td> <td rowspan="6"> <table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table> </td> </tr> <tr> <td rowspan="2">4</td> <td rowspan="2">LEVEL1</td> <td>0</td> <td rowspan="6"> <table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table> </td> <td rowspan="6">Color level control</td> </tr> <tr> <td>1</td> <td rowspan="6"> <table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table> </td> </tr> <tr> <td rowspan="2">5</td> <td rowspan="2">TC</td> <td>0</td> <td rowspan="2">$1H=454T_c$ $T_c=2f_{osc}$</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>$1H=455T_c$</td> </tr> <tr> <td rowspan="2">6</td> <td rowspan="2">TEST</td> <td>0</td> <td>Active mode</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>Test mode</td> </tr> <tr> <td rowspan="2">7</td> <td rowspan="2">RAM ERS</td> <td>0</td> <td>RAM no erase</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>RAM erase</td> </tr> <tr> <td rowspan="2">8</td> <td rowspan="2">DSP1</td> <td>0</td> <td>Display method of the first is fixed by BLK0 & BLK1</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>Display method of the first is variable</td> </tr> <tr> <td rowspan="2">9</td> <td rowspan="2">DSP2</td> <td>0</td> <td>Display method of 2nd-9th is fixed by BLK0 & BLK1</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>Display method of 2nd-9th is variable</td> </tr> <tr> <td rowspan="2">A</td> <td rowspan="2">DSP3</td> <td>0</td> <td>Display method of 10th is fixed by BLK0 & BLK1</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>Display method of 10th is variable</td> </tr> </tbody> </table> </td></tr></tbody></table>	P2	P1	P0	NTSC	PAL	0	0	0	black	black	0	0	1	$n/2$	$n/2$	0	1	0	$7\pi/4$	$+\pi/4$	0	1	1	0	0	1	0	0	π	$\pm\pi$	2	PH2	0	<table border="1"> <thead> <tr> <th>P2</th> <th>P1</th> <th>P0</th> <th>NTSC</th> <th>PAL</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>black</td> <td>black</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>$n/2$</td> <td>$n/2$</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>$7\pi/4$</td> <td>$+\pi/4$</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>π</td> <td>$\pm\pi$</td> </tr> <tr> <td rowspan="2">3</td> <td rowspan="2">LEVEL0</td> <td>0</td> <td rowspan="6"> <table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table> </td> <td rowspan="6">Back ground color control bit</td> </tr> <tr> <td>1</td> <td rowspan="6"> <table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table> </td> </tr> <tr> <td rowspan="2">4</td> <td rowspan="2">LEVEL1</td> <td>0</td> <td rowspan="6"> <table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table> </td> <td rowspan="6">Color level control</td> </tr> <tr> <td>1</td> <td rowspan="6"> <table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table> </td> </tr> <tr> <td rowspan="2">5</td> <td rowspan="2">TC</td> <td>0</td> <td rowspan="2">$1H=454T_c$ $T_c=2f_{osc}$</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>$1H=455T_c$</td> </tr> <tr> <td rowspan="2">6</td> <td rowspan="2">TEST</td> <td>0</td> <td>Active mode</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>Test mode</td> </tr> <tr> <td rowspan="2">7</td> <td rowspan="2">RAM ERS</td> <td>0</td> <td>RAM no erase</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>RAM erase</td> </tr> <tr> <td rowspan="2">8</td> <td rowspan="2">DSP1</td> <td>0</td> <td>Display method of the first is fixed by BLK0 & BLK1</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>Display method of the first is variable</td> </tr> <tr> <td rowspan="2">9</td> <td rowspan="2">DSP2</td> <td>0</td> <td>Display method of 2nd-9th is fixed by BLK0 & BLK1</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>Display method of 2nd-9th is variable</td> </tr> <tr> <td rowspan="2">A</td> <td rowspan="2">DSP3</td> <td>0</td> <td>Display method of 10th is fixed by BLK0 & BLK1</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>Display method of 10th is variable</td> </tr> </tbody> </table>	P2	P1	P0	NTSC	PAL	0	0	0	black	black	0	0	1	$n/2$	$n/2$	0	1	0	$7\pi/4$	$+\pi/4$	0	1	1	0	0	1	0	0	π	$\pm\pi$	3	LEVEL0	0	<table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table>	Level 1 \ Level 0	0	1	0	internal bias 1	internal bias 2	1	—	internal bias 3	Back ground color control bit	1	<table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table>	Level 1 \ Level 0	0	1	0	internal bias 1	internal bias 2	1	—	internal bias 3	4	LEVEL1	0	<table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table>	Level 1 \ Level 0	0	1	0	internal bias 1	internal bias 2	1	—	internal bias 3	Color level control	1	<table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table>	Level 1 \ Level 0	0	1	0	internal bias 1	internal bias 2	1	—	internal bias 3	5	TC	0	$1H=454T_c$ $T_c=2f_{osc}$		1	$1H=455T_c$	6	TEST	0	Active mode		1	Test mode	7	RAM ERS	0	RAM no erase		1	RAM erase	8	DSP1	0	Display method of the first is fixed by BLK0 & BLK1		1	Display method of the first is variable	9	DSP2	0	Display method of 2nd-9th is fixed by BLK0 & BLK1		1	Display method of 2nd-9th is variable	A	DSP3	0	Display method of 10th is fixed by BLK0 & BLK1		1	Display method of 10th is variable
		P2		P1	P0	NTSC	PAL																																																																																																																																																																																										
0	0	0		black	black																																																																																																																																																																																												
0	0	1		$n/2$	$n/2$																																																																																																																																																																																												
0	1	0		$7\pi/4$	$+\pi/4$																																																																																																																																																																																												
0	1	1		0	0																																																																																																																																																																																												
1	0	0	π	$\pm\pi$																																																																																																																																																																																													
1	PH1	0	<table border="1"> <thead> <tr> <th>P2</th> <th>P1</th> <th>P0</th> <th>NTSC</th> <th>PAL</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>black</td> <td>black</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>$n/2$</td> <td>$n/2$</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>$7\pi/4$</td> <td>$+\pi/4$</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>π</td> <td>$\pm\pi$</td> </tr> <tr> <td rowspan="2">2</td> <td rowspan="2">PH2</td> <td>0</td> <td rowspan="6"> <table border="1"> <thead> <tr> <th>P2</th> <th>P1</th> <th>P0</th> <th>NTSC</th> <th>PAL</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>black</td> <td>black</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>$n/2$</td> <td>$n/2$</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>$7\pi/4$</td> <td>$+\pi/4$</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>π</td> <td>$\pm\pi$</td> </tr> <tr> <td rowspan="2">3</td> <td rowspan="2">LEVEL0</td> <td>0</td> <td rowspan="6"> <table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table> </td> <td rowspan="6">Back ground color control bit</td> </tr> <tr> <td>1</td> <td rowspan="6"> <table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table> </td> </tr> <tr> <td rowspan="2">4</td> <td rowspan="2">LEVEL1</td> <td>0</td> <td rowspan="6"> <table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table> </td> <td rowspan="6">Color level control</td> </tr> <tr> <td>1</td> <td rowspan="6"> <table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table> </td> </tr> <tr> <td rowspan="2">5</td> <td rowspan="2">TC</td> <td>0</td> <td rowspan="2">$1H=454T_c$ $T_c=2f_{osc}$</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>$1H=455T_c$</td> </tr> <tr> <td rowspan="2">6</td> <td rowspan="2">TEST</td> <td>0</td> <td>Active mode</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>Test mode</td> </tr> <tr> <td rowspan="2">7</td> <td rowspan="2">RAM ERS</td> <td>0</td> <td>RAM no erase</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>RAM erase</td> </tr> <tr> <td rowspan="2">8</td> <td rowspan="2">DSP1</td> <td>0</td> <td>Display method of the first is fixed by BLK0 & BLK1</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>Display method of the first is variable</td> </tr> <tr> <td rowspan="2">9</td> <td rowspan="2">DSP2</td> <td>0</td> <td>Display method of 2nd-9th is fixed by BLK0 & BLK1</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>Display method of 2nd-9th is variable</td> </tr> <tr> <td rowspan="2">A</td> <td rowspan="2">DSP3</td> <td>0</td> <td>Display method of 10th is fixed by BLK0 & BLK1</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>Display method of 10th is variable</td> </tr> </tbody> </table> </td></tr></tbody></table>	P2	P1	P0	NTSC	PAL	0	0	0	black	black	0	0	1	$n/2$	$n/2$	0	1	0	$7\pi/4$	$+\pi/4$	0	1	1	0	0	1	0	0	π	$\pm\pi$	2	PH2	0	<table border="1"> <thead> <tr> <th>P2</th> <th>P1</th> <th>P0</th> <th>NTSC</th> <th>PAL</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>black</td> <td>black</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>$n/2$</td> <td>$n/2$</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>$7\pi/4$</td> <td>$+\pi/4$</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>π</td> <td>$\pm\pi$</td> </tr> <tr> <td rowspan="2">3</td> <td rowspan="2">LEVEL0</td> <td>0</td> <td rowspan="6"> <table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table> </td> <td rowspan="6">Back ground color control bit</td> </tr> <tr> <td>1</td> <td rowspan="6"> <table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table> </td> </tr> <tr> <td rowspan="2">4</td> <td rowspan="2">LEVEL1</td> <td>0</td> <td rowspan="6"> <table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table> </td> <td rowspan="6">Color level control</td> </tr> <tr> <td>1</td> <td rowspan="6"> <table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table> </td> </tr> <tr> <td rowspan="2">5</td> <td rowspan="2">TC</td> <td>0</td> <td rowspan="2">$1H=454T_c$ $T_c=2f_{osc}$</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>$1H=455T_c$</td> </tr> <tr> <td rowspan="2">6</td> <td rowspan="2">TEST</td> <td>0</td> <td>Active mode</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>Test mode</td> </tr> <tr> <td rowspan="2">7</td> <td rowspan="2">RAM ERS</td> <td>0</td> <td>RAM no erase</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>RAM erase</td> </tr> <tr> <td rowspan="2">8</td> <td rowspan="2">DSP1</td> <td>0</td> <td>Display method of the first is fixed by BLK0 & BLK1</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>Display method of the first is variable</td> </tr> <tr> <td rowspan="2">9</td> <td rowspan="2">DSP2</td> <td>0</td> <td>Display method of 2nd-9th is fixed by BLK0 & BLK1</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>Display method of 2nd-9th is variable</td> </tr> <tr> <td rowspan="2">A</td> <td rowspan="2">DSP3</td> <td>0</td> <td>Display method of 10th is fixed by BLK0 & BLK1</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>Display method of 10th is variable</td> </tr> </tbody> </table>	P2	P1	P0	NTSC	PAL	0	0	0	black	black	0	0	1	$n/2$	$n/2$	0	1	0	$7\pi/4$	$+\pi/4$	0	1	1	0	0	1	0	0	π	$\pm\pi$	3	LEVEL0	0	<table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table>	Level 1 \ Level 0	0	1	0	internal bias 1	internal bias 2	1	—	internal bias 3	Back ground color control bit	1	<table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table>	Level 1 \ Level 0	0	1	0	internal bias 1	internal bias 2	1	—	internal bias 3	4	LEVEL1	0	<table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table>	Level 1 \ Level 0	0	1	0	internal bias 1	internal bias 2	1	—	internal bias 3	Color level control	1	<table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table>	Level 1 \ Level 0	0	1	0	internal bias 1	internal bias 2	1	—	internal bias 3	5	TC	0	$1H=454T_c$ $T_c=2f_{osc}$		1	$1H=455T_c$	6	TEST	0	Active mode		1	Test mode	7	RAM ERS	0	RAM no erase		1	RAM erase	8	DSP1	0	Display method of the first is fixed by BLK0 & BLK1		1	Display method of the first is variable	9	DSP2	0	Display method of 2nd-9th is fixed by BLK0 & BLK1		1	Display method of 2nd-9th is variable	A	DSP3	0	Display method of 10th is fixed by BLK0 & BLK1		1	Display method of 10th is variable																																		
		P2		P1	P0	NTSC	PAL																																																																																																																																																																																										
0	0	0		black	black																																																																																																																																																																																												
0	0	1		$n/2$	$n/2$																																																																																																																																																																																												
0	1	0		$7\pi/4$	$+\pi/4$																																																																																																																																																																																												
0	1	1		0	0																																																																																																																																																																																												
1	0	0	π	$\pm\pi$																																																																																																																																																																																													
2	PH2	0	<table border="1"> <thead> <tr> <th>P2</th> <th>P1</th> <th>P0</th> <th>NTSC</th> <th>PAL</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>black</td> <td>black</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>$n/2$</td> <td>$n/2$</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>$7\pi/4$</td> <td>$+\pi/4$</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>π</td> <td>$\pm\pi$</td> </tr> <tr> <td rowspan="2">3</td> <td rowspan="2">LEVEL0</td> <td>0</td> <td rowspan="6"> <table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table> </td> <td rowspan="6">Back ground color control bit</td> </tr> <tr> <td>1</td> <td rowspan="6"> <table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table> </td> </tr> <tr> <td rowspan="2">4</td> <td rowspan="2">LEVEL1</td> <td>0</td> <td rowspan="6"> <table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table> </td> <td rowspan="6">Color level control</td> </tr> <tr> <td>1</td> <td rowspan="6"> <table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table> </td> </tr> <tr> <td rowspan="2">5</td> <td rowspan="2">TC</td> <td>0</td> <td rowspan="2">$1H=454T_c$ $T_c=2f_{osc}$</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>$1H=455T_c$</td> </tr> <tr> <td rowspan="2">6</td> <td rowspan="2">TEST</td> <td>0</td> <td>Active mode</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>Test mode</td> </tr> <tr> <td rowspan="2">7</td> <td rowspan="2">RAM ERS</td> <td>0</td> <td>RAM no erase</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>RAM erase</td> </tr> <tr> <td rowspan="2">8</td> <td rowspan="2">DSP1</td> <td>0</td> <td>Display method of the first is fixed by BLK0 & BLK1</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>Display method of the first is variable</td> </tr> <tr> <td rowspan="2">9</td> <td rowspan="2">DSP2</td> <td>0</td> <td>Display method of 2nd-9th is fixed by BLK0 & BLK1</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>Display method of 2nd-9th is variable</td> </tr> <tr> <td rowspan="2">A</td> <td rowspan="2">DSP3</td> <td>0</td> <td>Display method of 10th is fixed by BLK0 & BLK1</td> <td rowspan="2"></td> </tr> <tr> <td>1</td> <td>Display method of 10th is variable</td> </tr> </tbody> </table>	P2	P1	P0	NTSC	PAL	0	0	0	black	black	0	0	1	$n/2$	$n/2$	0	1	0	$7\pi/4$	$+\pi/4$	0	1	1	0	0	1	0	0	π	$\pm\pi$	3	LEVEL0	0	<table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table>	Level 1 \ Level 0	0	1	0	internal bias 1	internal bias 2	1	—	internal bias 3	Back ground color control bit	1	<table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table>	Level 1 \ Level 0	0	1	0	internal bias 1	internal bias 2	1	—	internal bias 3	4	LEVEL1	0	<table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table>	Level 1 \ Level 0	0	1	0	internal bias 1	internal bias 2	1	—	internal bias 3	Color level control	1	<table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table>	Level 1 \ Level 0	0	1	0	internal bias 1	internal bias 2	1	—	internal bias 3	5	TC	0	$1H=454T_c$ $T_c=2f_{osc}$		1	$1H=455T_c$	6	TEST	0	Active mode		1	Test mode	7	RAM ERS	0	RAM no erase		1	RAM erase	8	DSP1	0	Display method of the first is fixed by BLK0 & BLK1		1	Display method of the first is variable	9	DSP2	0	Display method of 2nd-9th is fixed by BLK0 & BLK1		1	Display method of 2nd-9th is variable	A	DSP3	0	Display method of 10th is fixed by BLK0 & BLK1		1	Display method of 10th is variable																																																																				
		P2		P1	P0	NTSC	PAL																																																																																																																																																																																										
0	0	0		black	black																																																																																																																																																																																												
0	0	1		$n/2$	$n/2$																																																																																																																																																																																												
0	1	0		$7\pi/4$	$+\pi/4$																																																																																																																																																																																												
0	1	1		0	0																																																																																																																																																																																												
1	0	0	π	$\pm\pi$																																																																																																																																																																																													
3	LEVEL0	0	<table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table>	Level 1 \ Level 0	0	1	0	internal bias 1	internal bias 2	1	—	internal bias 3	Back ground color control bit																																																																																																																																																																																				
		Level 1 \ Level 0		0	1																																																																																																																																																																																												
0	internal bias 1	internal bias 2																																																																																																																																																																																															
1	—	internal bias 3																																																																																																																																																																																															
1	<table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table>	Level 1 \ Level 0		0	1	0	internal bias 1	internal bias 2	1	—	internal bias 3																																																																																																																																																																																						
Level 1 \ Level 0		0		1																																																																																																																																																																																													
0		internal bias 1	internal bias 2																																																																																																																																																																																														
1		—	internal bias 3																																																																																																																																																																																														
4		LEVEL1	0	<table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table>	Level 1 \ Level 0	0	1	0	internal bias 1	internal bias 2	1	—	internal bias 3	Color level control																																																																																																																																																																																			
			Level 1 \ Level 0		0	1																																																																																																																																																																																											
0	internal bias 1	internal bias 2																																																																																																																																																																																															
1	—	internal bias 3																																																																																																																																																																																															
1	<table border="1"> <thead> <tr> <th>Level 1 \ Level 0</th> <th>0</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>internal bias 1</td> <td>internal bias 2</td> </tr> <tr> <td>1</td> <td>—</td> <td>internal bias 3</td> </tr> </tbody> </table>	Level 1 \ Level 0	0		1	0	internal bias 1	internal bias 2	1	—	internal bias 3																																																																																																																																																																																						
Level 1 \ Level 0		0	1																																																																																																																																																																																														
0		internal bias 1	internal bias 2																																																																																																																																																																																														
1		—	internal bias 3																																																																																																																																																																																														
5		TC	0	$1H=454T_c$ $T_c=2f_{osc}$																																																																																																																																																																																													
			1			$1H=455T_c$																																																																																																																																																																																											
6	TEST	0	Active mode																																																																																																																																																																																														
		1	Test mode																																																																																																																																																																																														
7	RAM ERS	0	RAM no erase																																																																																																																																																																																														
		1	RAM erase																																																																																																																																																																																														
8	DSP1	0	Display method of the first is fixed by BLK0 & BLK1																																																																																																																																																																																														
		1	Display method of the first is variable																																																																																																																																																																																														
9	DSP2	0	Display method of 2nd-9th is fixed by BLK0 & BLK1																																																																																																																																																																																														
		1	Display method of 2nd-9th is variable																																																																																																																																																																																														
A	DSP3	0	Display method of 10th is fixed by BLK0 & BLK1																																																																																																																																																																																														
		1	Display method of 10th is variable																																																																																																																																																																																														

4) Register 243


DA0~ DAA	Register	Content		Remark									
		State	Function										
0	BC0	0	Blanking area coloring	Determined by BLK0 & BLK1									
		1	Full TV screen coloring										
1	YM	0	The same character & back ground	Determined by BC0 BLK0 & BLK1									
		1	Variable back available										
2	EX	0	External mode available	-									
		1	Internal mode available										
3	BLI0	0	Blinking mode control		Blinking duty control								
		1	<table border="1" style="display: inline-table;"> <tr> <td></td> <td>BLI0</td> <td>0</td> <td>1</td> </tr> <tr> <td>BLI1</td> <td>0</td> <td>Off</td> <td>Duty25%</td> </tr> <tr> <td></td> <td>1</td> <td>Duty 50%</td> <td>Duty75%</td> </tr> </table>			BLI0	0	1	BLI1	0	Off	Duty25%	
	BLI0	0	1										
BLI1	0	Off	Duty25%										
	1	Duty 50%	Duty75%										
4	BLI1	0	Blinking mode control		C: character O; outline R: raster								
		1	<table border="1" style="display: inline-table;"> <tr> <td></td> <td>BLK0</td> <td>0</td> <td>1</td> </tr> <tr> <td>BLK1</td> <td>0</td> <td>Off</td> <td>C</td> </tr> <tr> <td></td> <td>1</td> <td>O</td> <td>R</td> </tr> </table>			BLK0	0	1	BLK1	0	Off	C	
	BLK0	0	1										
BLK1	0	Off	C										
	1	O	R										
5	BLK0	0	Blinking mode control		C: character O; outline R: raster								
		1	<table border="1" style="display: inline-table;"> <tr> <td></td> <td>BLK0</td> <td>0</td> <td>1</td> </tr> <tr> <td>BLK1</td> <td>0</td> <td>Off</td> <td>C</td> </tr> <tr> <td></td> <td>1</td> <td>O</td> <td>R</td> </tr> </table>			BLK0	0	1	BLK1	0	Off	C	
	BLK0	0	1										
BLK1	0	Off	C										
	1	O	R										
6	BLK1	0	Blinking mode control		C: character O; outline R: raster								
		1	<table border="1" style="display: inline-table;"> <tr> <td></td> <td>BLK0</td> <td>0</td> <td>1</td> </tr> <tr> <td>BLK1</td> <td>0</td> <td>Off</td> <td>C</td> </tr> <tr> <td></td> <td>1</td> <td>O</td> <td>R</td> </tr> </table>			BLK0	0	1	BLK1	0	Off	C	
	BLK0	0	1										
BLK1	0	Off	C										
	1	O	R										
7	DSP ON	0	Display off		-								
		1	Display on										
8	LECHA	0	Character luminance level 1		-								
		1	Character luminance level 2										
9	LEBK	0	Blank luminance level 1		-								
		1	Blank luminance level 2										
A	---	0	---		-								
		1	---										

3

5) Register 244

DA0~ DAA	Register	Content			Remark									
		State	Function											
0	PC0	0	<table border="1"> <tr> <td>PC1 \ PC0</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>Hsync/Vsync output</td> <td>—</td> </tr> <tr> <td>1</td> <td>Port output</td> <td>CH1, output</td> </tr> </table>		PC1 \ PC0	0	1	0	Hsync/Vsync output	—	1	Port output	CH1, output	Pin 8 output mode setting
		PC1 \ PC0			0	1								
0	Hsync/Vsync output	—												
1	Port output	CH1, output												
1														
1	PC1	0	<table border="1"> <tr> <td>PC3 \ PC2</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>Hsync/Vsync output</td> <td>Test Mode</td> </tr> <tr> <td>1</td> <td>Port output</td> <td>CH2, BLI2 output</td> </tr> </table>		PC3 \ PC2	0	1	0	Hsync/Vsync output	Test Mode	1	Port output	CH2, BLI2 output	Pin 22/23 output mode setting
		PC3 \ PC2			0	1								
0	Hsync/Vsync output	Test Mode												
1	Port output	CH2, BLI2 output												
1														
2	PC2	0	<table border="1"> <tr> <td>PC3 \ PC2</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>Hsync/Vsync output</td> <td>Test Mode</td> </tr> <tr> <td>1</td> <td>Port output</td> <td>CH2, BLI2 output</td> </tr> </table>		PC3 \ PC2	0	1	0	Hsync/Vsync output	Test Mode	1	Port output	CH2, BLI2 output	Pin 22/23 output mode setting
		PC3 \ PC2			0	1								
0	Hsync/Vsync output	Test Mode												
1	Port output	CH2, BLI2 output												
1														
3	PC3	0	<table border="1"> <tr> <td>PC3 \ PC2</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>Hsync/Vsync output</td> <td>Test Mode</td> </tr> <tr> <td>1</td> <td>Port output</td> <td>CH2, BLI2 output</td> </tr> </table>		PC3 \ PC2	0	1	0	Hsync/Vsync output	Test Mode	1	Port output	CH2, BLI2 output	Pin 22/23 output mode setting
		PC3 \ PC2			0	1								
0	Hsync/Vsync output	Test Mode												
1	Port output	CH2, BLI2 output												
1														
4	PD0	0	L output		Pin8 output data setting									
		1	H output											
5	—	0	—		—									
		1	—											
6	PD2	0	L output		Pin22 output data setting									
		1	H output											
7	PD3	0	L output		Pin23 output data setting									
		1	H output											
8	—	0	—		—									
		1	—											
9	NT/ PAL	0	NTSC mode		—									
		1	PAL mode											
A	SECAM	0	NTSC or PAL mode		—									
		1	SECAM mode											

TEST CIRCUIT



APPLICATION CIRCUIT

