



# 51C65H HIGH PERFORMANCE STATIC COLUMN 64K X 1 CHMOS DYNAMIC RAM



|   | 51C65H-10 | 51C65H-12 |
|---|-----------|-----------|
| Maximum Access Time (ns)                | 100       | 120       |
| Maximum Column Address Access Time (ns) | 55        | 65        |

- **Static Column Mode Operation**
  - Continuous data rate over 15 MHz
  - Random access from address within row
- **Fast “Usable Speed”**
  - $t_{CAC} = 20, 25$  ns
- **Low Input/Output Capacitance**
- **Fully TTL Compatible**
- **Low Operating Current — 37mA (max.)**
- **High Reliability Plastic — 16 Pin DIP**

The Intel® 51C65H is a high speed 65,536 x 1 dynamic Random Access Memory. Fabricated on Intel's CHMOS III-D technology, the 51C65H offers features not provided by an NMOS dynamic RAM: Static Column Mode for high data bandwidth and fast usable speed. All inputs and outputs are TTL compatible and the input and output capacitances are significantly lowered to allow increased system performance.

Static Column Mode operation allows random or sequential access of all 256 bits within a row simply by changing the column address. Because column address access time is as fast as 55 ns, a continuous data rate of over 15 million bits per second can be achieved. The 51C65H offers high performance while relaxing many critical system timing requirements for fast usable speed. These features make the 51C65H ideally suited for graphics, digital signal processing, and high performance systems.

## LOGIC SYMBOL    PIN CONFIGURATION    PIN NAMES



|                         |                       |
|-------------------------|-----------------------|
| $\overline{\text{RAS}}$ | ROW ADDRESS STROBE    |
| $\overline{\text{CAS}}$ | COLUMN ADDRESS STROBE |
| $\overline{\text{WE}}$  | WRITE ENABLE          |
| $A_0$ - $A_7$           | ADDRESS INPUTS        |
| $D_{IN}$                | DATA IN               |
| $D_{OUT}$               | DATA OUT              |
| $V_{DD}$                | POWER (+ 5V)          |
| $V_{SS}$                | GROUND                |

Intel Corporation Assumes No Responsibility for the Use of Any Circuitry Other Than Circuitry Embodied in an Intel Product. No Other Circuit Patent Licenses are Implied.

**ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under

Bias ..... -10° to +80°C

Storage Temperature . . . Plastic -55°C to +125°C

 Voltage on Any Pin except V<sub>DD</sub> and D<sub>OUT</sub>

 Relative to V<sub>SS</sub> ..... -2.0V to 7.5V

 Voltage on D<sub>OUT</sub>

 Relative to V<sub>SS</sub> ..... -2.0V to V<sub>DD</sub> + 1V

 Voltage on V<sub>DD</sub> Relative to V<sub>SS</sub> ..... -1.0V to 7.5V

Data Out Current ..... 50 mA

Power Dissipation ..... 1.0 W

**\*COMMENT:**

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**D.C. AND OPERATING CHARACTERISTICS<sup>1</sup>**

 T<sub>A</sub> = 0°C to 70°C, V<sub>DD</sub> = 5V ± 10%, V<sub>SS</sub> = 0V, unless otherwise noted.

| Symbol           | Parameter  | 51C65H Limits |                   |      | Unit | Test Conditions   | Notes |
|------------------|--|---------------|-------------------|------|------|---|-------|
|                  |  | Min.          | Typ. <sup>2</sup> | Max. |      |   |       |
| I <sub>DD1</sub> | V <sub>DD</sub> Supply Current, Operating              |               | 27                | 37   | mA   | t <sub>RC</sub> = t <sub>RC</sub> (min), for -10 A.C. spec                                      | 3,4   |
|                  |  |               |                   | 35   | mA   | t <sub>RC</sub> = t <sub>RC</sub> (min), for -12 A.C. spec.                                     |       |
| I <sub>DD2</sub> | V <sub>DD</sub> Supply Current, TTL Standby            |               | 0.7               | 4    | mA   | RAS and CAS at V <sub>IH</sub> all other inputs and outputs ≥ V <sub>SS</sub>                   |       |
| I <sub>DD3</sub> | V <sub>DD</sub> Supply Current, RAS-Only Cycle         |               | 24                | 37   | mA   | t <sub>RC</sub> = t <sub>RC</sub> (min), for -10 A.C. spec                                      | 3,4   |
|                  |  |               | 20                | 35   | mA   | t <sub>RC</sub> = t <sub>RC</sub> (min), for -12 A.C. spec                                      |       |
| I <sub>DD4</sub> | V <sub>DD</sub> Supply Current, Static Column Mode     |               | 18                | 37   | mA   | Minimum Cycle for -10 A.C. spec   | 3,4   |
|                  |  |               | 17                | 35   | mA   | Minimum Cycle for -12 A.C. spec   |       |
| I <sub>DD5</sub> | V <sub>DD</sub> Supply Current Standby, Output Enabled |               | 3                 | 6    | mA   | RAS at V <sub>IH</sub> , CAS at V <sub>IL</sub> , all other inputs and output ≥ V <sub>SS</sub> | 3     |
| I <sub>LI</sub>  | Input Load Current (any input)                         |               |                   | 10   | μA   | V <sub>IN</sub> = V <sub>SS</sub> to V <sub>DD</sub>  |       |
| I <sub>LO</sub>  | Output Leakage Current for High Impedance State        |               |                   | 10   | μA   | RAS and CAS at V <sub>IH</sub> , D <sub>OUT</sub> = V <sub>SS</sub> to V <sub>DD</sub>          |       |
| V <sub>IL</sub>  | Input Low Voltage (all inputs)                         | -1.0          |                   | 0.8  | V    |   | 5     |
| V <sub>IH</sub>  | Input High Voltage (all inputs)                        | 2.4           |                   | 7.0  | V    |   | 5     |
| V <sub>OL</sub>  | Output Low Voltage                                     |               |                   | 0.4  | V    | I <sub>OL</sub> = 4.2 mA  | 6     |
| V <sub>OH</sub>  | Output High Voltage                                    | 2.4           |                   |      | V    | I <sub>OH</sub> = -5 mA   | 6     |

**NOTES:**

- All voltages referenced to V<sub>SS</sub>.
- Typical values are to T<sub>A</sub> = 25°C and nominal supply voltages.
- I<sub>DD</sub> is dependent on output loading when the device output is selected. Specified I<sub>DD</sub> (max) is measured with the output open.
- I<sub>DD</sub> is dependent upon the number of address transitions. Specified I<sub>DD</sub> (max) is measured with a maximum of two transitions per address input per random cycle, one transition per access cycle in Static Column Mode.
- Specified V<sub>IL</sub> (min) is steady state operation. All A.C. parameters are measured with V<sub>IL</sub> (min) ≥ V<sub>SS</sub> and V<sub>IH</sub> (max) ≤ V<sub>DD</sub>.
- Test conditions apply only for D.C. characteristics. A.C. parameters specified with a load equivalent to two TTL loads and 50 pF.

**CAPACITANCE†**

$T_A = 25^\circ\text{C}$ ,  $V_{DD} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted.

| Symbol    | Parameter  | Typ. | Max. | Unit |
|-----------|--|------|------|------|
| $C_{IN1}$ | Address, Data In   | 3    | 4    | pF   |
| $C_{IN2}$ | $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ | 4    | 5    | pF   |
| $C_{OUT}$ | Data Out   | 4    | 6    | pF   |

**†NOTE:**

Capacitance is measured at worst case voltage levels with a programmable capacitance meter.

**A.C. CHARACTERISTICS<sup>1,2,3</sup>**

$T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{DD} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted.

**Read, Refresh and Write Cycles**

| #  | JEDEC Symbol | Symbol      | Parameter  | 51C65H-10 |       | 51C65H-12 |       | Unit | Notes |
|----|--------------|-------------|--|-----------|-------|-----------|-------|------|-------|
|    |              |             |  | Min.      | Max.  | Min.      | Max.  |      |       |
| 1  | $t_{RL1RH1}$ | $t_{RAS}$   | $\overline{\text{RAS}}$ Pulse Width              | 100       | 75000 | 120       | 75000 | ns   |       |
| 2  | $t_{RL2RL2}$ | $t_{RC}$    | Random Read or Write Cycle Time                  | 160       |       | 190       |       | ns   |       |
| 3  | $t_{RH2RL2}$ | $t_{RP}$    | $\overline{\text{RAS}}$ Precharge Time           | 50        |       | 60        |       | ns   |       |
| 4  | $t_{RL1CH1}$ | $t_{CSH}^*$ | $\overline{\text{CAS}}$ Hold Time                | 100       |       | 120       |       | ns   |       |
| 5  | $t_{WH2RL2}$ | $t_{WRP}$   | Write to $\overline{\text{RAS}}$ Precharge Time  | -5        |       | -5        |       | ns   |       |
| 6  | $t_{AVRL2}$  | $t_{ASR}$   | Row Address Set-up Time                          | 0         |       | 0         |       | ns   |       |
| 7  | $t_{RL1AX}$  | $t_{RAH}$   | Row Address Hold Time                            | 15        |       | 15        |       | ns   |       |
| 8  | $t_{RL1QZ}$  | $t_{RHZ}$   | $\overline{\text{RAS}}$ to Output High Impedance |           | 15    |           | 15    | ns   | 4     |
| 9  | $t_{RL1QX}$  | $t_{RLZ}$   | $\overline{\text{RAS}}$ to Output Low Impedance  | 30        |       | 30        |       | ns   | 4     |
| 10 | $t_{CH2QZ}$  | $t_{HZ}^*$  | $\overline{\text{CAS}}$ to Output Low Impedance  | 0         | 20    | 0         | 20    | ns   | 4,5   |
| 11 | $t_{CL1QX}$  | $t_{LZ}^*$  | $\overline{\text{CAS}}$ to Output Low Impedance  | 0         |       | 0         |       | ns   | 4,5   |
|    | $t_{RVRV}$   | $t_{REF}$   | Time Between Refresh                             |           | 4     |           | 4     | ms   |       |
|    | $t_T$        | $t_T$       | Transition Time (Rise and Fall)                  | 3         | 50    | 3         | 50    | ns   | 6     |

**NOTES:**

\* This parameter not applicable if operated with  $\overline{\text{CAS}}$  grounded.

- All Voltages referenced to  $V_{SS}$ .
- An initial pause of 100 microseconds is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing a  $\overline{\text{RAS}}$  clock such as  $\overline{\text{RAS}}$ -only refresh). Eight initialization cycles are required after extended periods of bias without clocks (greater than 4 ms).
- A.C. characteristics assume  $t_T = 5$  ns. All A.C. parameters are measured with a load equivalent to two TTL loads and 50 pF,  $V_{IL}(\text{min}) \geq V_{SS}$  and  $V_{IH}(\text{max}) \leq V_{DD}$ .
- Assumes three state test load (5 pF and a 380 Ohm Thevenin equivalent).
- At any given temperature and voltage combination,  $t_{HZ}(\text{max})$  is less than  $t_{LZ}(\text{min})$  from device to device.
- $t_T$  is measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$ .

**A.C. CHARACTERISTICS (Con't.)**
**Read Cycle**

| No. | JEDEC Symbol | Symbol         | Parameter   | 51C65H-10 |      | 51C65H-12 |      | Unit | Notes |
|-----|--------------|----------------|---|-----------|------|-----------|------|------|-------|
|     |              |                |   | Min.      | Max. | Min.      | Max. |      |       |
| 12  | $t_{RL1QV}$  | $t_{RAC}$      | Access Time From $\overline{RAS}$                       |           | 100  |           | 120  | ns   | 7     |
| 13  | $t_{CL1QV}$  | $t_{CAC}^*$    | Access Time From $\overline{CAS}$                       |           | 20   |           | 25   | ns   |       |
| 14  | $t_{AVQV}$   | $t_{CAA}$      | Access Time From Column Address                         |           | 55   |           | 65   | ns   |       |
| 15  | $t_{CL1CH1}$ | $t_{CAS(R)}^*$ | $\overline{CAS}$ Pulse Width (Read Cycle)               | 20        |      | 25        |      | ns   |       |
| 16  | $t_{CL1RH1}$ | $t_{RSH(R)}^*$ | $\overline{RAS}$ Hold Time (Read Cycle)                 | 10        |      | 10        |      | ns   |       |
| 17  | $t_{WH2CL2}$ | $t_{RCS}^*$    | Read Command Set-up Time                                | 0         |      | 0         |      | ns   |       |
| 18  | $t_{RL1AX}$  | $t_{AR}$       | Column Address Hold Time from $\overline{RAS}$          | 90        |      | 110       |      | ns   |       |
| 19  | $t_{AVRH1}$  | $t_{CAR}$      | Column Address to $\overline{RAS}$ Set-up Time          | 55        |      | 65        |      | ns   |       |
| 20  | $t_{CH2WX}$  | $t_{RCH}^*$    | Read Command Hold Time referenced to $\overline{CAS}$   | 0         |      | 0         |      | ns   |       |
| 21  | $t_{RH2WX}$  | $t_{RRH}$      | Read Command Hold Time referenced to $\overline{RAS}$   | 10        |      | 10        |      | ns   |       |
| 22  | $t_{RH2AX}$  | $t_{ARH}$      | Column Address Hold Time referenced to $\overline{RAS}$ | 0         |      | 0         |      | ns   |       |
| 23  | $t_{RL1AV}$  | $t_{RAD}$      | $\overline{RAS}$ to Column Address Delay Time           | 20        | 45   | 20        | 55   | ns   | 8     |

**Write Cycle**

|    |                 |                |   |    |  |    |  |    |    |
|----|-----------------|----------------|---|----|--|----|--|----|----|
| 24 | $t_{CL1CH1(W)}$ | $t_{CAS(W)}^*$ | $\overline{CAS}$ Pulse Width (Write Cycle)    | 30 |  | 35 |  | ns |    |
| 25 | $t_{CL1RH1(W)}$ | $t_{RSH(W)}^*$ | $\overline{RAS}$ Hold Time (Write Cycle)      | 35 |  | 40 |  | ns |    |
| 26 | $t_{RL1WL2}$    | $t_{WDR}$      | $\overline{RAS}$ to Write Command Delay Time  | 30 |  | 35 |  | ns |    |
| 27 | $t_{WL1RH1}$    | $t_{RWL}$      | Write Command to $\overline{RAS}$ Lead Time   | 30 |  | 35 |  | ns |    |
| 28 | $t_{WL1CH1}$    | $t_{CWL}^*$    | Write Command to $\overline{CAS}$ Lead Time   | 30 |  | 35 |  | ns |    |
| 29 | $t_{WL1WH1}$    | $t_{WP}$       | Write Command Pulse Width                     | 30 |  | 35 |  | ns |    |
| 30 | $t_{WH2WL2}$    | $t_{WCP}$      | Write Command Precharge Time                  | 10 |  | 15 |  | ns |    |
| 31 | $t_{WL1CL2}$    | $t_{WCS}^*$    | Write Command Set-up Time                     | 0  |  | 0  |  | ns | 9  |
| 32 | $t_{CL1WH1}$    | $t_{WCH}^*$    | Write Command Hold Time                       | 30 |  | 35 |  | ns |    |
| 33 | $t_{RL1WH1}$    | $t_{WCR}$      | Write Command Hold Time from $\overline{RAS}$ | 80 |  | 90 |  | ns |    |
| 34 | $t_{AVWL2}$     | $t_{AWS1}$     | Column Address to Write Command Set-up Time   | 5  |  | 5  |  | ns | 10 |
| 35 | $t_{AVWL2}$     | $t_{AWS2}$     | Column Address to Write Command Set-up Time   | 55 |  | 65 |  | ns | 11 |
| 36 | $t_{WL1AX}$     | $t_{AWH}$      | Column Address to Write Command Hold Time     | 15 |  | 20 |  | ns |    |
| 37 | $t_{DVWL2}$     | $t_{DS}$       | Data-In Set-up Time                           | 0  |  | 0  |  | ns |    |
| 38 | $t_{WL1DX}$     | $t_{DH}$       | Data-In Hold Time                             | 20 |  | 25 |  | ns |    |
| 39 | $t_{WH2QX}$     | $t_{OW}$       | Output Active From End of Write               | 0  |  | 0  |  | ns |    |

**NOTES:**

- \* This parameter not applicable if operated with  $\overline{CAS}$  grounded.
7. Assumes that  $t_{RAD} \leq t_{RAD}(\max)$ . If  $t_{RAD} > t_{RAD}(\max)$ , then  $t_{RAC}$  will increase by the amount that  $t_{RAD}$  exceeds  $t_{RAD}(\max)$ .
8.  $t_{RAD}$  specified for reference only.
9.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$ , and  $t_{AWD}$  are specified as reference points only. If  $t_{WCS} \geq t_{WCS}(\min)$ , the cycle is a  $\overline{CAS}$  controlled write cycle (early write cycle) and the data out pin will remain high impedance for the duration of  $\overline{WE}$  low. If  $t_{CWD} \geq t_{CWD}(\min)$  and  $t_{RWD} \geq t_{RWD}(\min)$  and  $t_{AWD} \geq t_{AWD}(\min)$  the cycle is a read-modify-write cycle and the data out will contain the data read from the selected address. If any of the above conditions are not satisfied, the condition of the data out is indeterminate.
10.  $t_{AWS1}$  is applicable for a  $\overline{CAS}$  controlled write operation, i.e., the leading edge of  $\overline{WE}$  is low prior to or coincident with a  $\overline{CAS}$  low transition.
11. Under typical TTL conditions ( $V_{IH} \geq 3V$ ) and low supply inductance  $t_{AWS2} = t_{AWS1}$ . Otherwise,  $t_{AWS2}$  is applicable for a  $\overline{WE}$  controlled write operation, i.e., the leading edge of  $\overline{CAS}$  is low prior to a  $\overline{WE}$  low transition.

**A.C. CHARACTERISTICS (Con't.)**
**Read-Modify-Write Cycle<sup>12</sup>**

| #  | JEDEC Symbol              | Symbol             | Parameter                                     | 51C65H-10 |       | 51C65H-12 |       | Unit | Notes |
|----|---------------------------|--------------------|---|-----------|-------|-----------|-------|------|-------|
|    |                           |                    |   | Min.      | Max.  | Min.      | Max.  |      |       |
| 40 | t <sub>RL2RL2</sub> (RMW) | t <sub>RWC</sub>   | Read-Modify-Write (RMW) Cycle Time            | 195       |       | 230       |       | ns   |       |
| 41 | t <sub>RL1RH1</sub> (RMW) | t <sub>RRW</sub>   | RMW Cycle $\overline{RAS}$ Pulse Width        | 135       | 75000 | 160       | 75000 | ns   |       |
| 42 | t <sub>CL1CH1</sub> (RMW) | t <sub>CRW</sub> * | RMW Cycle $\overline{CAS}$ Pulse Width        | 55        |       | 65        |       | ns   |       |
| 43 | t <sub>RH2WH1</sub>       | t <sub>RWH</sub>   | $\overline{RAS}$ to $\overline{WE}$ Hold Time | 5         |       | 5         |       | ns   |       |
| 44 | t <sub>RL2WL2</sub>       | t <sub>RWD</sub>   | $\overline{RAS}$ to $\overline{WE}$ Delay     | 100       |       | 120       |       | ns   | 13    |
| 45 | t <sub>AVWL2</sub>        | t <sub>AWD</sub>   | Column Address to $\overline{WE}$ Delay       | 55        |       | 65        |       | ns   | 13    |
| 46 | t <sub>CL1WL2</sub>       | t <sub>CWD</sub> * | $\overline{CAS}$ to $\overline{WE}$ Delay     | 20        |       | 25        |       | ns   | 13    |


**Static Column Mode<sup>14</sup>**

| #  | JEDEC Symbol        | Symbol           | Parameter                            | 51C65H-10 |      | 51C65H-12 |      | Unit | Notes |
|----|---------------------|------------------|--------------------------------------|-----------|------|-----------|------|------|-------|
|    |                     |                  |                                      | Min.      | Max. | Min.      | Max. |      |       |
| 47 | t <sub>AXQX</sub>   | t <sub>OHA</sub> | Output Hold Time From Address Change | 10        |      | 10        |      | ns   |       |
| 48 | t <sub>WH2QX</sub>  | t <sub>OHW</sub> | Output Hold Time From End of Write   | 0         |      | 0         |      | ns   |       |
| 49 | t <sub>WH2QV</sub>  | t <sub>WPA</sub> | RMW Write Precharge Access Time      |           | 70   |           | 80   | ns   | 15    |
| 50 | t <sub>WL1QV</sub>  | t <sub>WRA</sub> | RMW Write-Read Access Time           |           | 105  |           | 120  | ns   | 15    |
| 51 | t <sub>WH2WL2</sub> | t <sub>WPS</sub> | RMW Write Command Precharge Time     | 55        |      | 65        |      | ns   |       |

**NOTES:**

- \* This parameter not applicable if operated with  $\overline{CAS}$  grounded.
- 12. The parameters shown in the Read-Modify-Write timing diagrams which are not listed in the table are previously specified.
- 13. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>WCD</sub>, and t<sub>AWD</sub> are specified as reference points only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is a  $\overline{CAS}$  controlled write cycle (early write cycle) and the data pin will remain high impedance for the duration of  $\overline{WE}$  low. If t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min) and t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min) and t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min) the cycle is a read-modify-write cycle and the data out will contain the data read from the selected address. If any of the above conditions are not satisfied, the condition of the data out is indeterminate.
- 14. All previously specified A.C. characteristics are applicable.
- 15. Access time from a write command to a read command is determined by the longer of t<sub>CAA</sub> or t<sub>WPA</sub> or t<sub>WRA</sub>.

**WAVEFORMS**  
Read Cycle




C14748

**NOTES:**

- a., b.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals.
- c., d.  $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of  $D_{OUT}$ .
- e.  $t_{APL}$  is referenced to CAS or WE high transition, whichever occurs first.
- f. Transition is measured  $\pm 500$  mV from steady state voltage with specified three state load (5 pF and a 380 Ohm Thevenin equivalent).
- g. Either lack of  $t_{RCHL}$  must be satisfied.
- h. If  $t_{RCHL} \geq t_{RCH}$  (min), then data from the last address will be latched on  $D_{OUT}$ , as long as  $D_{OUT}$  is held in low impedance by CAS.

**WAVEFORMS (Cont.)  
Write Cycle**




C14758

**NOTES:**

- $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals.
- $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of  $D_{OUT}$ .
- $t_{RWP}$  is referenced to  $CAS$  or  $WE$  high transition, whichever occurs first.
- Transition is measured  $\pm 500$  mV from steady state voltage with specified three state load (5 pF and a 360 Ohm Thevenin equivalent).
- $t_{WHP}$ ,  $t_{WHL}$ ,  $t_{WHP}$  and  $t_{WHL}$  are referenced to  $CAS$  of  $WE$  low transition, whichever occurs last.
- $t_{WCS}$  (min) is measured from the earlier of  $CAS$  or  $WE$  high transition to the later of  $CAS$  or  $WE$  low transition.
- If  $CAS$  and  $WE$  simultaneously make a high transition, the output will remain in high impedance.
- If a  $WE$  low transition occurs after a  $CAS$  low transition,  $t_{WWS}$  is applicable.



**WAVEFORMS (Cont.)**  
**RAS-Only Refresh Cycle**




C14989

**NOTES:**

- a., b.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals.
- c., d.  $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of  $D_{out}$ .



**WAVEFORMS (Cont.)**  
**Static Column Mode Write Cycle**





- NOTES:**
- $V_H$  (min) and  $V_L$  (max) are reference levels for measuring timing of input signals.
  - $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of  $D_{out}$ .
  - $V_{OH}$  is referenced to  $CAS$  or  $WE$  high transition, whichever occurs first.
  - $t_{WCP}$  is measured from the leading edge of  $WE$  to the leading edge of  $CAS$ .
  - Transition is measured  $\pm 500$  mV from steady state voltage with specified three state load (5 pF and a 380 Ohm Thevenin equivalent).
  - $t_{AWH}$ ,  $t_{OS}$ , and  $t_{WCP}$  are referenced to  $CAS$  or  $WE$  low transition, whichever occurs last.
  - $t_{AWL}$ ,  $t_{OS}$ , and  $t_{WCP}$  are referenced to the earlier of  $CAS$  or  $WE$  high transition to the later of  $CAS$  or  $WE$  low transition.
  - If  $CAS$  and  $WE$  simultaneously make a high transition, the output will remain in high impedance.
  - If a  $WE$  low transition occurs after a  $CAS$  low transition,  $t_{AWS2}$  is applicable.





















Typical power supply waveforms versus time are shown for the  $\overline{\text{RAS}}/\overline{\text{CAS}}$  timings of the Read/Write and  $\overline{\text{RAS}}$ -only refresh cycles.  $I_{\text{DD}}$  current transients at the  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  edges are significantly reduced from typical high speed NMOS DRAMs.





C14928-V  
C14938-V



C1493B-V

## FUNCTIONAL DESCRIPTION

The 51C65H is a CHMOS dynamic RAM optimized for high data bandwidth applications. The 51C65H functionality is similar to a traditional dynamic RAM operation. The 51C65H reads and writes data by multiplexing 16 address bits into 8 row and 8 column address bits. The row address is latched in by the Row Address Strobe ( $\overline{RAS}$ ). The column address, however, flows through the internal address latch and access time is dependent upon a valid column address. The Column Address Strobe ( $\overline{CAS}$ ) acts only as an output enable signal (active low) and can remain low during the entire memory operation.

### Memory Cycle

The memory cycle is initiated by bringing  $\overline{RAS}$  active low. Any memory cycle once initiated must not be ended or aborted prior to fulfilling the minimum  $t_{RAS}$  timing specification. This ensures proper device operation and data integrity. Additionally, a new cycle cannot be initiated until the minimum precharge time,  $t_{RP}$ , has elapsed. The output pin will always switch into the high impedance state when a memory cycle is initiated and remain in the high impedance state for a minimum period specified by  $t_{RLZ}$ . At that time, the output can change impedance states.

### Read Cycle

A read cycle is performed by maintaining the Write Enable ( $\overline{WE}$ ) signal high during the  $\overline{RAS}$  operation. The column address must be held for a minimum time specified by  $t_{AR}$ .  $\overline{CAS}$  may either be held low or be pulsed similar to the traditional  $\overline{CAS}$  operation.

For applications where  $\overline{CAS}$  is held low, the output pin is always in a low impedance state except when the cycle is initiated. The data out becomes valid when  $t_{RAC}$  and  $t_{CAA}$  are both satisfied.

For applications where  $\overline{CAS}$  is pulsed similar to the traditional  $\overline{CAS}$  operation, the additional timing specifications noted by the asterisks in the A.C. Characteristics are applicable. The output pin will remain in the high impedance state until both  $t_{RLZ}$  and  $t_{LZ}$  are satisfied. Data out becomes valid only when  $t_{CAC}$ ,  $t_{CAA}$  and  $t_{RAC}$  are all satisfied. Consequently, the access time is dependent upon the timing relationship among  $t_{CAC}$ ,  $t_{CAA}$  and  $t_{RAC}$ . For example, the access time is limited by  $t_{CAA}$  when  $t_{RAC}$  and  $t_{CAC}$  are satisfied.

### Write Cycle

A write cycle is performed by taking  $\overline{WE}$  low during a  $\overline{RAS}$  operation. To simplify the system design, the column address is latched in by the later of  $\overline{WE}$  or  $\overline{CAS}$ . As in the read cycle,  $\overline{CAS}$  may either be held low or be pulsed similar to the traditional  $\overline{CAS}$  operation.

For applications where  $\overline{CAS}$  is held low, the input data must be valid at or before the falling edge of  $\overline{WE}$ . The

output pin is always in a low impedance state except when the cycle is initiated.

For applications where  $\overline{CAS}$  is pulsed similar to the traditional  $\overline{CAS}$  operation, the additional timing specifications noted by the asterisks in the A.C. Characteristics are applicable. The input data must be valid at or before the falling edge or  $\overline{WE}$  of  $\overline{CAS}$ , whichever occurs last. In an early write cycle (the leading edge of  $\overline{WE}$  occurs prior to or coincident with the  $\overline{CAS}$  low transition) the output pin will be in the high impedance state at the beginning of the write action. Terminating the write action with  $\overline{CAS}$  will maintain the output in the high impedance state; terminating with  $\overline{WE}$  allows the output to go active.

### Refresh Cycle

To retain data, a refresh operation is performed by clocking each of the 256 row addresses ( $A_0$  through  $A_7$ ) with  $\overline{RAS}$  at least every 4 milliseconds. Any Read, Write, Read-Modify-Write, or  $\overline{RAS}$ -Only cycle will perform refresh.  $\overline{CAS}$  is not required.

### Static Column Mode Operation

Static column mode operation permits all 256 columns within a selected row of the device to be randomly accessed at a high data rate. Read, write, and read-modify-write cycles can be performed during static column mode operation. The row address is internally retained by maintaining  $\overline{RAS}$  active low. Following the entry cycle into static column mode operation, the data is accessed simply by changing the column address. Because the column address buffer acts as a transparent or flow-through latch, access begins from a valid column address. Thus, the 51C65H operates like a static RAM for multiple accesses within the same row.  $\overline{CAS}$  acts only as an output enable. Intel's Application Note #172 *CHMOS Drams in Graphics Applications*, provides more details on static column mode operation.

### Data Out Operation

The 51C65H Data Output ( $D_{OUT}$ ) is controlled primarily by  $\overline{CAS}$  and secondarily by  $\overline{RAS}$  and  $\overline{WE}$ .  $\overline{CAS}$  acts only as an output enable. By bringing  $\overline{CAS}$  high, the output switches to the high impedance state within the time specified by  $t_{HZ}$ . By taking  $\overline{CAS}$  low, the output switches to a low impedance state after the time specified by  $t_{LZ}$ .

The output is not controlled by  $\overline{CAS}$  during a memory cycle initialization. By bringing  $\overline{RAS}$  low to initiate a memory cycle, the output automatically switches to the high impedance state within the time specified by  $t_{RHZ}$  and will remain in the high impedance state for at least the period specified by  $t_{RLZ}$ . In an early write cycle, when  $\overline{WE}$  is asserted before  $\overline{CAS}$ , the output will remain in the high impedance state until the end

of write. The output will also remain in the high impedance state in a  $\overline{\text{CAS}}$ -only cycle.

### Power On

An initial pause of 100  $\mu\text{s}$  is required after the application of the  $V_{\text{DD}}$  supply, followed by a minimum of eight initialization cycles (any combination of cycles containing a  $\overline{\text{RAS}}$  clock such as  $\overline{\text{RAS}}$ -only refresh). Eight initialization cycles are required after extended periods of bias without clocks (greater than 4 ms).

The  $V_{\text{DD}}$  current ( $I_{\text{DD}}$ ) requirement of the 51C65H during power on is dependent upon the input levels of  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$ . If  $\overline{\text{RAS}} = V_{\text{SS}}$  during power on, the device will go into an active cycle and  $I_{\text{DD}}$  would show current transients similar to those shown for the  $\overline{\text{RAS}}/\overline{\text{CAS}}$  timings. It is recommended that  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  track with  $V_{\text{DD}}$  or be held at a valid  $V_{\text{IH}}$  during power on.

### Soft Error Rate

Soft errors are random, non-recurring changes in memory logic states caused by the impact of an ionizing particle, such as an alpha particle. For example, a logic "0" may change to a logic "1". The average soft error rate (SER) of less than 10 FITs is determined by accelerated testing using an alpha particle source and is subsequently confirmed by system testing. The SER is a function of the operating voltage, cycle time, package, and the alpha particle source. Intel measures the SER at  $V_{\text{DD}} = 4.75\text{V}$ , and  $t_{\text{cycle}} = 1\mu\text{s}$ . A thorium source of  $1.6 \times 10^5 \alpha/\text{cm}^2/\text{hr}$  is used because it best matches the package energy spectra.

### References

For further details see Application Note (A.P.) #171, *Low Power with CHMOS DRAMS*, and A.P. #172, *CHMOS DRAMS in Graphics Applications*.

# 51C65L LOW POWER 64K X 1 CHMOS DYNAMIC RAM



|                                    | 51C65L-10 | 51C65L-12 |
|------------------------------------|-----------|-----------|
| Maximum Access Time (ns)           | 100       | 120       |
| Maximum CHMOS Standby Current (mA) | 0.05      | 0.05      |

- **Low Power Data Retention**
  - Standby current, CHMOS — 50 $\mu$ A (max.)
  - Refresh period,  $\overline{\text{RAS}}$ -Only — 64 ms (max.)
  - Data retention current — 80 $\mu$ A (max.)
- **Low Operating Current — 37 mA (max.)**
- **Low Input/Output Capacitance**
- **Fully TTL Compatible**
- **High Reliability Plastic — 16 Pin DIP**
- **Column Address Not Latched During Read Cycle.**

The Intel<sup>®</sup> 51C65L is a low power 65,536 x 1 dynamic Random Access Memory. Fabricated on Intel's CHMOS III-D technology, the 51C65L offers features not provided by an NMOS dynamic RAM: CHMOS standby current and extended  $\overline{\text{RAS}}$ -Only refresh for low data retention power. All inputs and outputs are TTL compatible and the input and output capacitances are significantly lowered to allow increased system performance.

The 51C65L offers a maximum standby current of 50  $\mu$ A when  $\overline{\text{RAS}} \geq V_{\text{DD}} - 0.5\text{V}$ . During standby (i.e. refresh only cycles), the refresh period can be extended to 64 ms to reduce the total current required for data retention to less than 80  $\mu$ A (max.). The 51C65L combines low power with high density for portable and battery backup applications.

## LOGIC SYMBOL    PIN CONFIGURATION    PIN NAMES



|                         |                       |
|-------------------------|-----------------------|
| $\overline{\text{RAS}}$ | ROW ADDRESS STROBE    |
| $\overline{\text{CAS}}$ | COLUMN ADDRESS STROBE |
| $\overline{\text{WE}}$  | WRITE ENABLE          |
| $\text{A}_0\text{-A}_7$ | ADDRESS INPUTS        |
| $\text{D}_{\text{IN}}$  | DATA IN               |
| $\text{D}_{\text{OUT}}$ | DATA OUT              |
| $\text{V}_{\text{DD}}$  | POWER (+5V)           |
| $\text{V}_{\text{SS}}$  | GROUND                |

**ABSOLUTE MAXIMUM RATINGS<sup>†</sup>**

|  |                               |
|--|-------------------------------|
| Ambient Temperature Under Bias                                 | -10°C to +80°C                |
| Storage Temperature  | Plastic -55°C to +125°C       |
| Voltage on Any Pin except V <sub>DD</sub> and D <sub>OUT</sub> |                               |
| Relative to V <sub>SS</sub>                                    | -2.0V to 7.5V                 |
| Voltage on D <sub>OUT</sub>                                    |                               |
| Relative to V <sub>SS</sub>                                    | -2.0V to V <sub>DD</sub> + 1V |
| Voltage on V <sub>DD</sub> Relative to V <sub>SS</sub>         | -1.0V to 7.5V                 |
| Data Out Current   | 50 mA                         |
| Power Dissipation  | 1.0 W                         |

**†COMMENT:**

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**D.C. AND OPERATING CHARACTERISTICS<sup>1</sup>**

T<sub>A</sub> = 0°C to 70°C, V<sub>DD</sub> = 5V ± 10%, V<sub>SS</sub> = 0V, unless otherwise noted.

| Symbol           | Parameter   | 51C65L Limits |                   |      | Unit | Test Conditions   | Notes |
|------------------|---|---------------|-------------------|------|------|---|-------|
|                  |   | Min.          | Typ. <sup>2</sup> | Max. |      |   |       |
| I <sub>DD1</sub> | V <sub>DD</sub> Supply Current, Operating                   |               | 27                | 37   | mA   | t <sub>RC</sub> = t <sub>RC</sub> (min), for -10 A.C. spec  | 3,4   |
|                  |   |               | 23                | 35   | mA   | t <sub>RC</sub> = t <sub>RC</sub> (min), for -12 A.C. spec.   |       |
| I <sub>DD2</sub> | V <sub>DD</sub> Supply Current, TTL Standby                 |               | 0.7               | 2    | mA   | $\overline{RAS}$ at V <sub>IH</sub> , $\overline{CAS}$ at V <sub>IL</sub> , all other inputs and output ≥ V <sub>SS</sub> |       |
| I <sub>DD3</sub> | V <sub>DD</sub> Supply Current $\overline{RAS}$ -Only Cycle |               | 24                | 37   | mA   | t <sub>RC</sub> = t <sub>RC</sub> (min), for -10 A.C. spec  | 3,4   |
|                  |   |               | 20                | 35   | mA   | t <sub>RC</sub> = t <sub>RC</sub> (min), for -12 A.C. spec  |       |
| I <sub>DD5</sub> | V <sub>DD</sub> Supply Current Standby, Output Enabled      |               | 3                 | 4    | mA   | $\overline{RAS}$ at V <sub>IH</sub> , $\overline{CAS}$ at V <sub>IL</sub> , all other inputs and output ≥ V <sub>SS</sub> | 3     |
| I <sub>DD6</sub> | V <sub>DD</sub> Supply Current CMOS Standby                 |               | 0.008             | 0.05 | mA   | $\overline{RAS} \geq V_{DD} - 0.5V$ , $\overline{CAS}$ at V <sub>IH</sub> , all other inputs and output ≥ V <sub>SS</sub> |       |
| I <sub>LI</sub>  | Input Load Current (any input)                              |               |                   | 1    | μA   | V <sub>IN</sub> = V <sub>SS</sub> to V <sub>DD</sub>  |       |
| I <sub>LO</sub>  | Output Leakage Current for High Impedance State             |               |                   | 1    | μA   | $\overline{RAS}$ and $\overline{CAS}$ at V <sub>IH</sub> , D <sub>OUT</sub> = V <sub>SS</sub> to V <sub>DD</sub>          |       |
| V <sub>IL</sub>  | Input Low Voltage (all inputs)                              | -1.0          |                   | 0.8  | V    |   | 5     |
| V <sub>IH</sub>  | Input High Voltage (all inputs)                             | 2.4           |                   | 7.0  | V    |   | 5     |
| V <sub>OL</sub>  | Output Low Voltage  |               |                   | 0.4  | V    | I <sub>OL</sub> = 4.2 mA  | 6     |
| V <sub>OH</sub>  | Output High Voltage   | 2.4           |                   |      | V    | I <sub>OH</sub> = -5 mA   | 6     |

**NOTES:**

- All voltages referenced to V<sub>SS</sub>.
- Typical values are to T<sub>A</sub> = 25°C and nominal supply voltages.
- I<sub>DD</sub> is dependent on output loading when the device output is selected. Specified I<sub>DD</sub> (max) is measured with the output open.
- I<sub>DD</sub> is dependent upon the number of address transitions. Specified I<sub>DD</sub> (max) is measured with a maximum of two transitions per address input per random cycle.
- Specified V<sub>IL</sub> (min) is steady state operation. All A.C. parameters are measured with V<sub>IL</sub> (min) ≥ V<sub>SS</sub> and V<sub>IH</sub> (max) ≤ V<sub>DD</sub>.
- Test conditions apply only for D.C. characteristics. A.C. parameters specified with a load equivalent to two TTL loads and 50 pF.

**CAPACITANCE†**
 $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$ , unless otherwise noted.

**†NOTE:**

Capacitance is measured at worst case voltage levels with a programmable capacitance meter.

| Symbol    | Parameter  | Typ. | Max. | Unit |
|-----------|--|------|------|------|
| $C_{IN1}$ | Address, Data In   | 3    | 4    | pF   |
| $C_{IN2}$ | $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ | 4    | 5    | pF   |
| $C_{OUT}$ | Data Out   | 4    | 6    | pF   |

**A.C. CHARACTERISTICS** 1, 2, 3

 $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{DD} = 5\text{V} \pm 10\%$ ,  $v_{SS} = 0\text{V}$ , unless otherwise noted.

**Read, Refresh and Write Cycles**

| #  | JEDEC Symbol | Symbol      | Parameter   | 51C65L-10 |       | 51C65L-12 |       | Unit | Notes |
|----|--------------|-------------|---|-----------|-------|-----------|-------|------|-------|
|    |              |             |   | Min.      | Max.  | Min.      | Max.  |      |       |
| 1  | $t_{RL1RH1}$ | $t_{RAS}$   | $\overline{\text{RAS}}$ Pulse Width                         | 100       | 75000 | 120       | 75000 | ns   |       |
| 2  | $t_{RL2RL2}$ | $t_{RC}$    | Random Read or Write Cycle Time                             | 160       |       | 190       |       | ns   |       |
| 3  | $t_{RH2RL2}$ | $t_{RP}$    | $\overline{\text{RAS}}$ Precharge Time                      | 50        |       | 60        |       | ns   |       |
| 4  | $t_{RL1CH1}$ | $t_{CSH}^*$ | $\overline{\text{CAS}}$ Hold Time                           | 100       |       | 120       |       | ns   |       |
| 5  | $t_{WH2RL2}$ | $t_{WRP}$   | Write to $\overline{\text{RAS}}$ Precharge Time             | -5        |       | -5        |       | ns   |       |
| 6  | $t_{AVRL2}$  | $t_{ASR}$   | Row Address Set-up Time                                     | 0         |       | 0         |       | ns   |       |
| 7  | $t_{AL1AX}$  | $t_{RAH}$   | Row Address Hold Time                                       | 15        |       | 15        |       | ns   |       |
| 8  | $t_{RL1QZ}$  | $t_{RHZ}$   | $\overline{\text{RAS}}$ to Output High Impedance            |           | 15    |           | 15    | ns   | 4     |
| 9  | $t_{RL1QX}$  | $t_{RLZ}$   | $\overline{\text{RAS}}$ to Output Low Impedance             | 30        |       | 30        |       | ns   | 4     |
| 10 | $t_{CH2QZ}$  | $t_{HZ}^*$  | $\overline{\text{CAS}}$ to Output High Impedance            | 0         | 20    | 0         | 20    | ns   | 4,5   |
| 11 | $t_{CL1QX}$  | $t_{LZ}^*$  | $\overline{\text{CAS}}$ to Output Low Impedance             | 0         |       | 0         |       | ns   | 4,5   |
|    | $t_{RVRV}$   | $t_{REF1}$  | Time Between Refresh  |           | 4     |           | 4     | ms   | 6     |
|    | $t_{RVRV}$   | $t_{REF2}$  | Time Between Refresh, $\overline{\text{RAS}}$ -only Refresh |           | 64    |           | 64    | ms   | 6     |
|    | $t_T$        | $t_T$       | Transition Time (Rise and Fall)                             | 3         | 50    | 3         | 50    | ns   | 7     |

**NOTES:**

\* This parameter not applicable if operated with  $\overline{\text{CAS}}$  grounded.

1. All voltages referenced to  $V_{SS}$ .

2. An initial pause of 100 microseconds is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing a  $\overline{\text{RAS}}$  clock such as  $\overline{\text{RAS}}$ -Only refresh). Eight initialization cycles are required after extended periods of bias without clocks (greater than 64 ms).

3. A.C. characteristics assume  $t_T = 5$  ns. All A.C. parameters are measured with a load equivalent to two TTL loads and 50 pF,  $V_{IL}(\text{min}) \geq V_{SS}$  and  $V_{IH}(\text{max}) \leq V_{DD}$ .

4. Assumes three state test load (5 pF and a 380 Ohm Thevenin equivalent).

5. At any given temperature and voltage combination,  $t_{HZ}(\text{max})$  is less than  $t_{LZ}(\text{min})$  from device to device.

6. The 51C65L extends the refresh period to 64 ms during  $\overline{\text{RAS}}$ -only refresh operation.

7.  $t_T$  is measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$ .

**A.C. CHARACTERISTICS (Con't.)**
**Read Cycle**

| No. | JEDEC Symbol        | Symbol                | Parameter  | 51C65L-10 |      | 51C65L-12 |      | Unit | Notes |
|-----|---------------------|-----------------------|--|-----------|------|-----------|------|------|-------|
|     |                     |                       |  | Min.      | Max. | Min.      | Max. |      |       |
| 12  | t <sub>RL1QV</sub>  | t <sub>RAC</sub>      | Access Time From $\overline{\text{RAS}}$                       |           | 100  |           | 120  | ns   | 8     |
| 13  | t <sub>CL1QV</sub>  | t <sub>CAC</sub> *    | Access Time From $\overline{\text{CAS}}$                       |           | 20   |           | 25   | ns   |       |
| 14  | t <sub>AVQV</sub>   | t <sub>CAA</sub>      | Access Time From Column Address                                |           | 55   |           | 65   | ns   |       |
| 15  | t <sub>CL1CH1</sub> | t <sub>CAS(R)</sub> * | $\overline{\text{CAS}}$ Pulse Width (Read Cycle)               | 20        |      | 25        |      | ns   |       |
| 16  | t <sub>CL1RH1</sub> | t <sub>RSH(R)</sub> * | $\overline{\text{RAS}}$ Hold Time (Read Cycle)                 | 10        |      | 10        |      | ns   |       |
| 17  | t <sub>WH2CL2</sub> | t <sub>RCS</sub> *    | Read Command Set-up Time                                       | 0         |      | -0        |      | ns   |       |
| 18  | t <sub>RL1AX</sub>  | t <sub>AR</sub>       | Column Address Hold Time from $\overline{\text{RAS}}$          | 90        |      | 110       |      | ns   |       |
| 19  | t <sub>AVRH1</sub>  | t <sub>CAR</sub>      | Column Address to $\overline{\text{RAS}}$ Set-up Time          | 55        |      | 65        |      | ns   |       |
| 20  | t <sub>CH2WX</sub>  | t <sub>RCH</sub> *    | Read Command Hold Time referenced to $\overline{\text{CAS}}$   | 0         |      | 0         |      | ns   |       |
| 21  | t <sub>RH2WX</sub>  | t <sub>RRH</sub>      | Read Command Hold Time referenced to $\overline{\text{RAS}}$   | 10        |      | 10        |      | ns   |       |
| 22  | t <sub>RH2AX</sub>  | t <sub>ARH</sub>      | Column Address Hold Time referenced to $\overline{\text{RAS}}$ | 0         |      | 0         |      | ns   |       |
| 23  | t <sub>RL1AV</sub>  | t <sub>RAD</sub>      | $\overline{\text{RAS}}$ to Column Address Delay Time           | 20        | 45   | 20        | 55   | ns   | 9     |

**Write Cycle**

|    |                        |                       |  |    |  |    |  |    |    |
|----|------------------------|-----------------------|--|----|--|----|--|----|----|
| 24 | t <sub>CL1CH1(W)</sub> | t <sub>CAS(W)</sub> * | $\overline{\text{CAS}}$ Pulse Width (Write Cycle)    | 30 |  | 35 |  | ns |    |
| 25 | t <sub>CL1RH1(W)</sub> | t <sub>RSH(W)</sub> * | $\overline{\text{RAS}}$ Hold Time (Write Cycle)      | 35 |  | 40 |  | ns |    |
| 26 | t <sub>RL1WL2</sub>    | t <sub>WDR</sub>      | $\overline{\text{RAS}}$ to Write Command Delay Time  | 30 |  | 35 |  | ns |    |
| 27 | t <sub>WL1RH1</sub>    | t <sub>RWL</sub>      | Write Command to $\overline{\text{RAS}}$ Lead Time   | 30 |  | 35 |  | ns |    |
| 28 | t <sub>WL1CH1</sub>    | t <sub>CWL</sub> *    | Write Command to $\overline{\text{CAS}}$ Lead Time   | 30 |  | 35 |  | ns |    |
| 29 | t <sub>WL1WH1</sub>    | t <sub>WCP</sub>      | Write Command Pulse Width                            | 30 |  | 35 |  | ns |    |
| 30 | t <sub>WH2WL2</sub>    | t <sub>WCP</sub>      | Write Command Precharge Time                         | 10 |  | 15 |  | ns |    |
| 31 | t <sub>WL1CL2</sub>    | t <sub>WCS</sub> *    | Write Command Set-up Time                            | 0  |  | 0  |  | ns | 10 |
| 32 | t <sub>CL1WH1</sub>    | t <sub>WCH</sub> *    | Write Command Hold Time                              | 30 |  | 35 |  | ns |    |
| 33 | t <sub>RL1WH1</sub>    | t <sub>WCR</sub>      | Write Command Hold Time from $\overline{\text{RAS}}$ | 80 |  | 90 |  | ns |    |
| 34 | t <sub>AVWL2</sub>     | t <sub>AWS1</sub>     | Column Address to Write Command Set-up Time          | 5  |  | 5  |  | ns | 11 |
| 35 | t <sub>AVWL2</sub>     | t <sub>AWS2</sub>     | Column Address to Write Command Set-up Time          | 55 |  | 65 |  | ns | 12 |
| 36 | t <sub>WL1AX</sub>     | t <sub>AWH</sub>      | Column Address to Write Command Hold Time            | 15 |  | 20 |  | ns |    |
| 37 | t <sub>DVWL2</sub>     | t <sub>DS</sub>       | Data-In Set-up Time                                  | 0  |  | 0  |  | ns |    |
| 38 | t <sub>WL1DX</sub>     | t <sub>DH</sub>       | Data-In Hold Time                                    | 20 |  | 25 |  | ns |    |
| 39 | t <sub>WH2QX</sub>     | t <sub>OW</sub>       | Output Active From End of Write                      | 0  |  | 0  |  | ns |    |

**NOTES:**

- \* This parameter not applicable if operated with  $\overline{\text{CAS}}$  grounded.
- 8. Assumes that t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RAD</sub> > t<sub>RAD</sub> (max) then t<sub>RAC</sub> will increase by the amount that t<sub>RAD</sub> exceeds t<sub>RAD</sub> (max).
- 9. t<sub>RAD</sub> specified for reference only.
- 10. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub>, and t<sub>AWD</sub> are specified as reference points only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is a  $\overline{\text{CAS}}$  controlled write cycle (early write cycle) and the data out pin will remain high impedance for the duration of  $\overline{\text{WE}}$  low. If t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min) and t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min) and t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min) the cycle is a read-modify-write cycle and the data out will contain the data read from the selected address. If any of the above conditions are not satisfied, the condition of the data out is indeterminate.
- 11. t<sub>AWS1</sub> is applicable for a  $\overline{\text{CAS}}$  controlled write operation, i.e., the leading edge of  $\overline{\text{WE}}$  is low prior to or coincident with a  $\overline{\text{CAS}}$  low transition.
- 12. Under typical TTL conditions (V<sub>IH</sub> ≥ 3V) and low supply inductance, t<sub>AWS2</sub> = t<sub>AWS1</sub>. Otherwise, t<sub>AWS2</sub> is applicable for a  $\overline{\text{WE}}$  controlled write operation, i.e., the leading edge of  $\overline{\text{CAS}}$  is low prior to a  $\overline{\text{WE}}$  low transition.

## A.C. CHARACTERISTICS (Con't.)

Read-Modify-Write Cycle<sup>13</sup>


| #  | JEDEC Symbol             | Symbol             | Parameter   | 51C65L-10 |       | 51C65L-12 |       | Unit | Notes |
|----|--------------------------|--------------------|---|-----------|-------|-----------|-------|------|-------|
|    |                          |                    |   | Min.      | Max   | Min.      | Max.  |      |       |
| 40 | t <sub>RL2RL2(RMW)</sub> | t <sub>RWC</sub>   | Read-Modify-Write (RMW) Cycle Time                          | 195       |       | 230       |       | ns   |       |
| 41 | t <sub>RL1RH1(RMW)</sub> | t <sub>RRW</sub>   | RMW Cycle RAS Pulse Width                                   | 135       | 75000 | 160       | 75000 | ns   |       |
| 42 | t <sub>CL1CH1(RMW)</sub> | t <sub>CRW</sub> * | RMW Cycle $\overline{\text{CAS}}$ Pulse Width               | 55        |       | 65        |       | ns   |       |
| 43 | t <sub>RH2WH1</sub>      | t <sub>RWH</sub>   | $\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Hold Time | 5         |       | 5         |       | ns   |       |
| 44 | t <sub>RL2WL2</sub>      | t <sub>RWD</sub>   | $\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay     | 100       |       | 120       |       | ns   | 14    |
| 45 | t <sub>AVWL2</sub>       | t <sub>AWD</sub>   | Column Address to $\overline{\text{WE}}$ Delay              | 55        |       | 65        |       | ns   | 14    |
| 46 | t <sub>CL1WL2</sub>      | t <sub>CWD</sub> * | $\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay     | 20        |       | 25        |       | ns   | 14    |

## NOTES:

\* This parameter not applicable if operated with  $\overline{\text{CAS}}$  grounded.

13. The parameters shown in the Read-Modify-Write timing diagrams which are not listed in the table are previously specified.
14. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>WCD</sub>, and t<sub>AWD</sub> are specified as reference points only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is a  $\overline{\text{CAS}}$  controlled write cycle (early write cycle) and the data pin will remain high impedance for the duration of  $\overline{\text{WE}}$  low. If t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min) and t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min) and t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min) the cycle is a read-modify-write cycle and the data out will contain the data read from the selected address. If any of the above conditions are not satisfied, the condition of the data out is indeterminate.

**WAVEFORMS**  
**Read Cycle**




C14748

**NOTES:**

- a, b.  $V_{ra}$  (min) and  $V_{ca}$  (max) are reference levels for measuring timing of input signals.
- c, d.  $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of  $D_{out}$ .
- e.  $t_{WPE}$  is referenced to CAS or WE high transition, whichever occurs first.
- f. Transition is measured  $\pm 500$  mV from steady state voltage with specified three state load (5 pF and a 390 Ohm Thevenin equivalent).
- g. Either  $t_{RCH}$  or  $t_{AEN}$  must be satisfied.
- h. If  $t_{AEN} \geq t_{AENH}$  (min), then data from the last address will be latched on  $D_{out}$ ; as long as  $D_{out}$  is held in low impedance by CAS.


**WAVEFORMS (Cont.)**  
**Write Cycle**



**NOTES:**

- a, b.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals.
- c, d.  $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of  $D_{out}$ .
- e.  $t_{wsp}$  is referenced to CAS or WE high transition, whichever occurs first.
- f. Transition is measured  $\pm 500$  mV from steady state voltage with specified three state load (5 pF and a 380 Ohm Thevenin equivalent).
- g.  $t_{WHL}$ ,  $t_{OS}$ ,  $t_{DH}$  and  $t_{WPL}$  are referenced to CAS of WE low transition, whichever occurs last.
- h.  $t_{WCH}$  (min) is measured from the earlier of CAS or WE high transition to the later of CAS or WE low transition.
- i. If CAS and WE simultaneously make a high transition, the output will remain in high impedance.
- j. If a WE low transition occurs after a CAS low transition,  $t_{WWSZ}$  is applicable.


**WAVEFORMS (Cont.)  
Read/Modify/Write Cycle**



C-178B

- NOTES:**
- $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals.
  - $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of  $D_{OUT}$ .
  - $t_{RWP}$  is referenced to CAS of WE high transition, whichever occurs first.
  - Transition is measured  $\pm 500$  mV from steady state voltage with specified three state load (5pF and a 380 Ohm Thevenin equivalent).
  - $t_{AWH}$ ,  $t_{BS}$  and  $t_{BH}$  are referenced to CAS of WE low transition, whichever occurs last.
  - $D_{OUT}$  is valid after RAS high transition, if and only if  $t_{AWH} \geq t_{AWH}$  (min).

**WAVEFORMS (Cont.)  
RAS-Only Refresh Cycle**




C14838


**NOTES:**

- a..b. V<sub>H</sub> (min) and V<sub>L</sub> (max) are reference levels for measuring timing of input signals.
- c..d. V<sub>OH</sub> (min) and V<sub>OL</sub> (max) are reference levels for measuring timing of D<sub>OUT</sub>


**GRAPH 1**  
TYPICAL ACCESS TIME  
 $t_{RAC}$  (NORMALIZED) vs.  $V_{DD}$




**GRAPH 2**  
TYPICAL ACCESS TIME  
 $t_{RAC}$  (NORMALIZED) vs.  $T_A$




**GRAPH 3**  
TYPICAL CURRENT TRANSIENTS  
 $di/dt$  vs.  $V_{DD}$




**GRAPH 4**  
TYPICAL OPERATING CURRENT  
 $I_{DD1}$  vs.  $V_{DD}$




**GRAPH 5**  
TYPICAL OPERATING CURRENT  
 $I_{DD1}$  vs.  $T_A$




**GRAPH 6**  
TYPICAL OPERATING CURRENT  
 $I_{DD1}$  vs.  $1/t_{RC}$




**GRAPH 7**  
TYPICAL REFRESH CURRENT  
 $I_{DD3}$  vs.  $V_{DD}$




**GRAPH 8**  
TYPICAL REFRESH CURRENT  
 $I_{DD3}$  vs.  $T_A$




**GRAPH 9**  
AVERAGE TOTAL CURRENT  
 $I_{DDA}$  vs.  $t_{RI}$  ( $t_{REF}/256$ )




GRAPH 10  
TYPICAL TTL STANDBY CURRENT  
 $I_{DD2}$  VS.  $V_{DD}$




GRAPH 11  
TYPICAL TTL STANDBY CURRENT  
 $I_{DD2}$  VS.  $T_A$




GRAPH 12  
TYPICAL CHMOS STANDBY CURRENT  
 $I_{DD6}$  VS.  $V_{DD}$




GRAPH 13  
TYPICAL CHMOS STANDBY CURRENT  
 $I_{DD6}$  VS.  $T_A$




GRAPH 14  
AVERAGE STANDBY CURRENT  
RELATIVE TO RAS VOLTAGE  
 $I_{DD5}$  VS.  $V_{RAS}$





GRAPH 15  
TYPICAL OUTPUT SINK CURRENT  
 $I_{OL}$  VS.  $V_{OL}$



GRAPH 16  
TYPICAL OUTPUT SOURCE CURRENT  
 $I_{OH}$  VS.  $V_{OH}$



Typical power supply waveforms versus time are shown for the  $\overline{\text{RAS}}/\overline{\text{CAS}}$  timings of the Read/Write and  $\overline{\text{RAS}}$ -only refresh cycles.  $I_{\text{DD}}$  current transients at the  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  edges are significantly reduced from typical high speed NMOS DRAMs.



## FUNCTIONAL DESCRIPTION

The 51C65L is a CHMOS dynamic RAM optimized for low power applications. The 51C65L functionality is similar to a traditional dynamic RAM operation. The 51C65L reads and writes data by multiplexing a 16 address bits into 8 row and an 8 column address bits. The row address is latched in by the Row Address Strobe ( $\overline{RAS}$ ). The column address, however, flows through the internal address latch and access time is dependent upon a valid column address. The Column Address Strobe ( $\overline{CAS}$ ) acts only as an output enable signal (active low) and can remain low during the entire memory operation.

### Memory Cycle

The memory cycle is initiated by bringing  $\overline{RAS}$  active low. Any memory cycle once initiated must not be ended or aborted prior to fulfilling the minimum  $t_{RAS}$  timing specification. This ensures proper device operation and data integrity. Additionally, a new cycle cannot be initiated until the minimum precharge time,  $t_{RP}$ , has elapsed. The output pin will always switch into the high impedance state when a memory cycle is initiated and remain in the high impedance state for a minimum period specified by  $t_{RLZ}$ . At that time, the output can change impedance states.

### Read Cycle

A read cycle is performed by maintaining the Write Enable ( $\overline{WE}$ ) signal high during the  $\overline{RAS}$  operation. The column address must be held for a minimum time specified by  $t_{AR}$ .  $\overline{CAS}$  may either be held low or be pulsed similar to the traditional  $\overline{CAS}$  operation.

For applications where  $\overline{CAS}$  is held low, the output pin is always in a low impedance state except when the cycle is initiated. The data out becomes valid when  $t_{RAC}$  and  $t_{CAA}$  are both satisfied.

For applications where  $\overline{CAS}$  is pulsed similar to the traditional  $\overline{CAS}$  operation, the additional timing specifications noted by the asterisks in the A.C. Characteristics are applicable. The output pin will remain in the high impedance state until both  $t_{RLZ}$  and  $t_{LZ}$  are satisfied. Data out becomes valid only when  $t_{CAC}$  and  $t_{CAA}$  and  $t_{RAC}$  are all satisfied. Consequently, the access time is dependent upon the timing relationship among  $t_{CAC}$ ,  $t_{CAA}$  and  $t_{RAC}$ . For example, the access time is limited by  $t_{CAA}$  when  $t_{RAC}$  and  $t_{CAC}$  are satisfied.

### Write Cycle

A write cycle is performed by taking  $\overline{WE}$  low during a  $\overline{RAS}$  operation. To simplify the system design, the column address is latched in by the later of  $\overline{WE}$  or  $\overline{CAS}$ . As in the read cycle,  $\overline{CAS}$  may either be held low or be pulsed similar to the traditional  $\overline{CAS}$  operation.

For applications where  $\overline{CAS}$  is held low, the input data must be valid at or before the falling edge of  $\overline{WE}$ . The output pin is always in a low impedance state except when the cycle is initiated.

For applications where  $\overline{CAS}$  is pulsed similar to the traditional  $\overline{CAS}$  operation, the additional timing specifications noted by the asterisks in the A.C. Characteristics are applicable. The input data must be valid at or before the falling edge of  $\overline{WE}$  or  $\overline{CAS}$ , whichever occurs last. In an early write cycle (the leading edge of  $\overline{WE}$  occurs prior to or coincident with the  $\overline{CAS}$  low transition) the output pin will be in the high impedance state at the beginning of the write action. Terminating the write action with  $\overline{CAS}$  will maintain the output in the high impedance state; terminating with  $\overline{WE}$  allows the output to go active.

### Refresh Cycle

To retain data, a refresh operation is performed by clocking each of the 256 row addresses ( $A_0$  through  $A_7$ ) with  $\overline{RAS}$  at least every 4 milliseconds. Any Read, Write, Read-Modify-Write, or  $\overline{RAS}$ -Only cycle will perform refresh.  $\overline{CAS}$  is not required.

### Extended Refresh Cycle

The 51C65HL extends the refresh cycle period to 64 milliseconds for  $\overline{RAS}$ -only refresh cycles. This feature reduces the total current consumption to a maximum of 80 micro Amperes, and typically 15 micro Amperes, for data retention ( $\overline{RAS} \geq V_{DD} - 0.5V$ ,  $\overline{RAS}$ -only refresh operation for the 51C65L-12). The low standby current can significantly extend battery life in battery back-up applications. Current consumption is calculated from the following equation:

$$I = \frac{(t_{RC} I_{ACTIVE}) + (t_{RI} - t_{RC}) (I_{STANDBY})}{t_{RI}}$$

where  $t_{RC}$  = refresh cycle time,  
and  $t_{RI}$  = refresh interval time or  $t_{REF}/256$

Before entering or leaving an extended refresh period, the entire array must be refreshed at the normal interval of four milliseconds. This can be accomplished by either a burst or distributed refresh.

### Data Out Operation

The 51C65L Data Output ( $D_{OUT}$ ) is controlled primarily by  $\overline{CAS}$  and secondarily by  $\overline{RAS}$  and  $\overline{WE}$ .  $\overline{CAS}$  acts only as an output enable. By bringing  $\overline{CAS}$  high, the output switches to the high impedance state within the time specified by  $t_{HZ}$ . By taking  $\overline{CAS}$  low, the output switches to a low impedance state after the time specified by  $t_{LZ}$ .

The output is not controlled by  $\overline{\text{CAS}}$  during a memory cycle initialization. By bringing  $\overline{\text{RAS}}$  low to initiate a memory cycle, the output automatically switches to the high impedance state within the time specified by  $t_{\text{RHZ}}$  and will remain in the high impedance state for at least the period specified by  $t_{\text{RLZ}}$ . In an early write cycle, when  $\overline{\text{WE}}$  is asserted before  $\overline{\text{CAS}}$ , the output will remain in the high impedance state until the end of write. The output will also remain in the high impedance state in  $\overline{\text{CAS}}$ -only cycle.

### Power On

An initial pause of 100  $\mu\text{s}$  is required after the application of the  $V_{\text{DD}}$  supply, followed by a minimum of eight initialization cycles (any combination of cycles containing a  $\overline{\text{RAS}}$  clock such as  $\overline{\text{RAS}}$ -only refresh). Eight initialization cycles are required after extended periods of bias without clocks (greater than 64 ms).

The  $V_{\text{DD}}$  current ( $I_{\text{DD}}$ ) requirement of the 51C65L during power on is dependent upon the input levels of  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$ . If  $\overline{\text{RAS}} = V_{\text{SS}}$  during power on, the device will go into an active cycle and  $I_{\text{DD}}$  would show current transients similar to those shown for the  $\overline{\text{RAS}}/\overline{\text{CAS}}$  timings. It is recommended that  $\overline{\text{RAS}}$  and

$\overline{\text{CAS}}$  track with  $V_{\text{DD}}$  or be held at a valid  $V_{\text{IH}}$  during power on.

### Soft Error Rate

Soft errors are random, non-recurring changes in memory logic states caused by the impact of an ionizing particle, such as an alpha particle. For example, a logic "0" may change to a logic "1". The average soft error rate (SER) of the 51C65L is less than 10 FITs. This is determined by accelerated testing using an alpha particle source and is subsequently confirmed by system testing. The SER is a function of the operating voltage, cycle time, package, and the alpha particle source. Intel measures the SER at  $V_{\text{DD}} = 4.75\text{V}$ , and  $t_{\text{cycle}} = 1\mu\text{s}$ . A thorium source of  $1.6 \times 10^5 \alpha/\text{cm}^2/\text{hr}$ . is used because it best matches the package energy spectra.

### References

For further details see Application Note (A.P.) #171, *Low Power with CHMOS DRAMS*, and A.P. #172, *CHMOS DRAMS in Graphics Applications*.

# 51C65HL

## HIGH PERFORMANCE LOW POWER STATIC COLUMN 64K X 1 CHMOS DYNAMIC RAM

|   | 51C65HL-10 | 51C65HL-12 |
|---|------------|------------|
| Maximum Access Time (ns)                | 100        | 120        |
| Maximum Column Address Access Time (ns) | 55         | 65         |
| Maximum CHMOS Standby Current (mA)      | 0.05       | 0.05       |

### ■ Static Column Mode Operation

- Continuous data rate over 15 MHz
- Random access from address within row
- $t_{CAC} = 20, 25 \text{ ns}$

### ■ Low Input/Output Capacitance

### ■ Fully TTL Compatible

### ■ Low Power Data Retention

- Standby current, CHMOS —  $50 \mu\text{A}$  (max.)
- Refresh period,  $\overline{\text{RAS}}$ -Only — 64 ms (max.)
- Data Retention Current —  $80 \mu\text{A}$  (max.)

### ■ Low Operating Current — 37 mA (max.)



### ■ High Reliability Plastic — 16 Pin DIP

The Intel® 51C65HL is a high speed 65,536 x 1 dynamic Random Access Memory. Fabricated on Intel's CHMOS III-D technology, the 51C65HL offers features not provided by an NMOS dynamic RAM: Static Column Mode for high data bandwidth, fast usable speed, and CHMOS standby current and extended  $\overline{\text{RAS}}$ -Only refresh for low data retention current. All inputs and outputs are TTL compatible and the input and output capacitances are significantly lowered to allow increased system performance.

Static Column Mode operation allows random or sequential access of all 256 bits within a row simply by changing the column address. Because column address access time is as fast as 55 ns, a continuous data rate of over 15 million bits per second can be achieved. The 51C65HL offers high performance while relaxing many critical system timing requirements for fast usable speed. These features make the 51C65HL ideally suited for graphics, digital signal processing, and high performance systems.

The 51C65HL offers a maximum standby current of  $50 \mu\text{A}$  when  $\overline{\text{RAS}} \geq V_{DD} - 0.5\text{V}$ . During standby (i.e. refresh only cycles), the refresh period can be extended to 64 ms to reduce the total current required for data retention to less than  $80 \mu\text{A}$  (max.). The 51C65HL combines this low power with high density for portable and battery backup applications.

## LOGIC SYMBOL      PIN CONFIGURATION



## PIN NAMES

|                                |                       |
|--------------------------------|-----------------------|
| $\overline{\text{RAS}}$        | ROW ADDRESS STROBE    |
| $\overline{\text{CAS}}$        | COLUMN ADDRESS STROBE |
| $\overline{\text{WE}}$         | WRITE ENABLE          |
| A <sub>0</sub> -A <sub>7</sub> | ADDRESS INPUTS        |
| D <sub>IN</sub>                | DATA INPUT            |
| D <sub>OUT</sub>               | DATA OUTPUT           |
| V <sub>DD</sub>                | POWER (+ 5V)          |
| V <sub>SS</sub>                | GROUND                |

Intel Corporation Assumes No Responsibility for the Use of Any Circuitry Other Than Circuitry Embodied in an Intel Product. No Other Circuit Patent Licenses are Implied.

**ABSOLUTE MAXIMUM RATINGS†**

|  |   |
|--|---|
| Ambient Temperature Under Bias                                 | -10°C to +80°C  |
| Storage Temperature  | Plastic -55°C to +125°C                                   |
| Voltage on Any Pin except V <sub>DD</sub> and D <sub>OUT</sub> | Relative to V <sub>SS</sub> -2.0V to 7.5V                 |
| Voltage on D <sub>OUT</sub>                                    | Relative to V <sub>SS</sub> -2.0V to V <sub>DD</sub> + 1V |
| Voltage on V <sub>DD</sub> Relative to V <sub>SS</sub>         | -1.0V to 7.5V   |
| Data Out Current   | 50 mA   |
| Power Dissipation  | 1.0 W   |

**†COMMENT:**

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**D.C. AND OPERATING CHARACTERISTICS<sup>1</sup>**

T<sub>A</sub> = 0°C to 70°C, V<sub>DD</sub> = 5V ± 10%, V<sub>SS</sub> = 0V, unless otherwise noted.

| Symbol           | Parameter  | 51C65HL Limits |                   |      | Unit | Test Conditions  | Notes |
|------------------|--|----------------|-------------------|------|------|--|-------|
|                  |  | Min.           | Typ. <sup>2</sup> | Max. |      |  |       |
| I <sub>DD1</sub> | V <sub>DD</sub> Supply Current, Operating                    |                | 27                | 37   | mA   | t <sub>RC</sub> = t <sub>RC</sub> (min), for -10 A.C. spec   | 3,4   |
|                  |  |                | 23                | 35   | mA   | t <sub>RC</sub> = t <sub>RC</sub> (min), for -12 A.C. spec.  |       |
| I <sub>DD2</sub> | V <sub>DD</sub> Supply Current, TTL Standby                  |                | 0.7               | 2    | mA   | $\overline{RAS}$ and $\overline{CAS}$ at V <sub>IH</sub> , all other inputs and output ≥ V <sub>SS</sub>                       |       |
| I <sub>DD3</sub> | V <sub>DD</sub> Supply Current, $\overline{RAS}$ -Only Cycle |                | 24                | 37   | mA   | t <sub>RC</sub> = t <sub>RC</sub> (min), for -10 A.C. spec   | 3,4   |
|                  |  |                | 20                | 35   | mA   | t <sub>RC</sub> = t <sub>RC</sub> (min), for -12 A.C. spec   |       |
| I <sub>DD4</sub> | V <sub>DD</sub> Supply Current, Static Column Mode           |                | 18                | 37   | mA   | Minimum Cycle for -10 A.C. spec  | 3,4   |
|                  |  |                | 17                | 35   | mA   | Minimum Cycle for -12 A.C. spec  |       |
| I <sub>DD5</sub> | V <sub>DD</sub> Supply Current, Standby, Output Enabled      |                | 3                 | 4    | mA   | $\overline{RAS}$ at V <sub>IH</sub> , $\overline{CAS}$ at V <sub>IL</sub> , all other inputs and output ≥ V <sub>SS</sub>      | 3     |
| I <sub>DD6</sub> | V <sub>DD</sub> Supply Current, CMOS Standby                 |                | 0.008             | 0.05 | mA   | $\overline{RAS}$ ≥ V <sub>DD</sub> - 0.5V, $\overline{CAS}$ at V <sub>IH</sub> , all other inputs and output ≥ V <sub>SS</sub> |       |
| I <sub>LI</sub>  | Input Load Current (any input)                               |                |                   | 1    | μA   | V <sub>IN</sub> = V <sub>SS</sub> to V <sub>DD</sub>   |       |
| I <sub>LO</sub>  | Output Leakage Current for High Impedance State              |                |                   | 1    | μA   | $\overline{RAS}$ and $\overline{CAS}$ at V <sub>IH</sub> , D <sub>OUT</sub> = V <sub>SS</sub> to V <sub>DD</sub>               |       |
| V <sub>IL</sub>  | Input Low Voltage (all inputs)                               | -1.0           |                   | 0.8  | V    |  | 5     |
| V <sub>IH</sub>  | Input High Voltage (all inputs)                              | 2.4            |                   | 7.0  | V    |  | 5     |
| V <sub>OL</sub>  | Output Low Voltage   |                |                   | 0.4  | V    | I <sub>OL</sub> = 4.2 mA   | 6     |
| V <sub>OH</sub>  | Output High Voltage  | 2.4            |                   |      | V    | I <sub>OH</sub> = -5 mA  | 6     |

**NOTES:**

- All voltages referenced to V<sub>SS</sub>.
- Typical values are to T<sub>A</sub> = 25°C and nominal supply voltages.
- I<sub>DD</sub> is dependent on output loading when the device output is selected. Specified I<sub>DD</sub> (max) is measured with the output open.
- I<sub>DD</sub> is dependent upon the number of address transitions. Specified I<sub>DD</sub> (max) is measured with a maximum of two transitions per address input per random cycle, one transition per access cycle in Static Column Mode.
- Specified V<sub>IL</sub> (min) is steady state operation. All A.C. parameters are measured with V<sub>IL</sub> (min) ≥ V<sub>SS</sub> and V<sub>IH</sub> (max) ≤ V<sub>DD</sub>.
- Test conditions apply only for D.C. characteristics. A.C. parameters specified with a load equivalent to two TTL loads and 50 pF.

**CAPACITANCE†**
 $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$ , unless otherwise noted.

†NOTE:

Capacitance is measured at worst case voltage levels with a programmable capacitance meter.

| Symbol    | Parameter  | Typ. | Max. | Unit |
|-----------|--|------|------|------|
| $C_{IN1}$ | Address, Data In   | 3    | 4    | pF   |
| $C_{IN2}$ | $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ | 4    | 5    | pF   |
| $C_{OUT}$ | Data Out   | 4    | 6    | pF   |

**A.C. CHARACTERISTICS** 1, 2, 3

 $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{DD} = 5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$ , unless otherwise noted.

**Read, Refresh and Write Cycles**

| No. | JEDEC Symbol | Symbol      | Parameter   | 51C65HL-10 |       | 51C65HL-12 |       | Unit | Notes |
|-----|--------------|-------------|---|------------|-------|------------|-------|------|-------|
|     |              |             |   | Min.       | Max.  | Min.       | Max.  |      |       |
| 1   | $t_{RL1RH1}$ | $t_{RAS}$   | $\overline{\text{RAS}}$ Pulse Width                         | 100        | 75000 | 120        | 75000 | ns   |       |
| 2   | $t_{RL2RL2}$ | $t_{RC}$    | Random Read or Write Cycle Time                             | 160        |       | 190        |       | ns   |       |
| 3   | $t_{RH2RL2}$ | $t_{RP}$    | $\overline{\text{RAS}}$ Precharge Time                      | 50         |       | 60         |       | ns   |       |
| 4   | $t_{RL1CH1}$ | $t_{CSH}^*$ | $\overline{\text{CAS}}$ Hold Time                           | 100        |       | 120        |       | ns   |       |
| 5   | $t_{WH2RL2}$ | $t_{WRP}$   | Write to $\overline{\text{RAS}}$ Precharge Time             | -5         |       | -5         |       | ns   |       |
| 6   | $t_{AVRL2}$  | $t_{ASR}$   | Row Address Set-up Time                                     | 0          |       | 0          |       | ns   |       |
| 7   | $t_{RL1AX}$  | $t_{RAH}$   | Row Address Hold Time                                       | 15         |       | 15         |       | ns   |       |
| 8   | $t_{RL1QZ}$  | $t_{RHZ}$   | $\overline{\text{RAS}}$ to Output High Impedance            |            | 15    |            | 15    | ns   | 4     |
| 9   | $t_{RL1QX}$  | $t_{RLZ}$   | $\overline{\text{RAS}}$ to Output Low Impedance             | 30         |       | 30         |       | ns   | 4     |
| 10  | $t_{CH2QZ}$  | $t_{HZ}^*$  | $\overline{\text{CAS}}$ to Output High Impedance            | 0          | 20    | 0          | 20    | ns   | 4,5   |
| 11  | $t_{CLIQX}$  | $t_{LZ}^*$  | $\overline{\text{CAS}}$ to Output Low Impedance             | 0          |       | 0          |       | ns   | 4,5   |
|     | $t_{RVRV}$   | $t_{REF1}$  | Time Between Refresh  |            | 4     |            | 4     | ms   | 6     |
|     | $t_{RVRV}$   | $t_{REF2}$  | Time Between Refresh, $\overline{\text{RAS}}$ -only Refresh |            | 64    |            | 64    | ms   | 6     |
|     | $t_T$        | $t_T$       | Transition Time (Rise and Fall)                             | 3          | 50    | 3          | 50    | ns   | 7     |

**NOTES:**

 \* This parameter not applicable if operated with  $\overline{\text{CAS}}$  grounded.

- All voltages referenced to  $V_{SS}$ .
- An initial pause of 100 microseconds is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing a  $\overline{\text{RAS}}$  clock such as  $\overline{\text{RAS}}$ -Only refresh). Eight initialization cycles are required after extended periods of bias without clocks (greater than 64 ms).
- A.C. characteristics assume  $t_T = 5$  ns. All A.C. parameters are measured with a load equivalent to two TTL loads and 50 pF,  $V_{IL}(\text{min}) \geq V_{SS}$  and  $V_{IH}(\text{max}) \leq V_{DD}$ .
- Assumes three state test load (5 pF and a 380 Ohm Thevenin equivalent).
- At any given temperature and voltage combination,  $t_{HZ}(\text{max})$  is less than  $t_{LZ}(\text{min})$  from device to device.
- The 51C65HL extends the refresh period to 64 ms during  $\overline{\text{RAS}}$ -only refresh operation.
- $t_T$  is measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$ .

**A.C. CHARACTERISTICS (Con't.)**
**Read Cycle**

| No. | JEDEC Symbol | Symbol         | Parameter   | 51C65HL-10 |      | 51C65HL-12 |      | Unit | Notes |
|-----|--------------|----------------|---|------------|------|------------|------|------|-------|
|     |              |                |   | Min.       | Max. | Min.       | Max. |      |       |
| 12  | $t_{RL1QV}$  | $t_{RAC}$      | Access Time From $\overline{RAS}$                       |            | 100  |            | 120  | ns   | 8     |
| 13  | $t_{CL1QV}$  | $t_{CAC}^*$    | Access Time From $\overline{CAS}$                       |            | 20   |            | 25   | ns   |       |
| 14  | $t_{AVQV}$   | $t_{CAA}$      | Access Time From Column Address                         |            | 55   |            | 65   | ns   |       |
| 15  | $t_{CL1CH1}$ | $t_{CAS(R)}^*$ | $\overline{CAS}$ Pulse Width (Read Cycle)               | 20         |      | 25         |      | ns   |       |
| 16  | $t_{CL1RH1}$ | $t_{RSH(R)}^*$ | $\overline{RAS}$ Hold Time (Read Cycle)                 | 10         |      | 10         |      | ns   |       |
| 17  | $t_{WH2CL2}$ | $t_{RCS}^*$    | Read Command Set-up Time                                | 0          |      | 0          |      | ns   |       |
| 18  | $t_{RL1AX}$  | $t_{AR}$       | Column Address Hold Time from $\overline{RAS}$          | 90         |      | 110        |      | ns   |       |
| 19  | $t_{AVRH1}$  | $t_{CAR}$      | Column Address to $\overline{RAS}$ Set-up Time          | 55         |      | 65         |      | ns   |       |
| 20  | $t_{CH2WX}$  | $t_{RCH}^*$    | Read Command Hold Time referenced to $\overline{CAS}$   | 0          |      | 0          |      | ns   |       |
| 21  | $t_{RH2WX}$  | $t_{RRH}$      | Read Command Hold Time referenced to $\overline{RAS}$   | 10         |      | 10         |      | ns   |       |
| 22  | $t_{RH2AX}$  | $t_{ARH}$      | Column Address Hold Time referenced to $\overline{RAS}$ | 0          |      | 0          |      | ns   |       |
| 23  | $t_{RL1AV}$  | $t_{RAD}$      | $\overline{RAS}$ to Column Address Delay Time           | 20         | 45   | 20         | 55   | ns   | 9     |

**Write Cycle**

|    |                 |                |   |    |  |    |  |    |    |
|----|-----------------|----------------|---|----|--|----|--|----|----|
| 24 | $t_{CL1CH1(W)}$ | $t_{CAS(W)}^*$ | $\overline{CAS}$ Pulse Width (Write Cycle)    | 30 |  | 35 |  | ns |    |
| 25 | $t_{CL1RH1(W)}$ | $t_{RSH(W)}^*$ | $\overline{RAS}$ Hold Time (Write Cycle)      | 35 |  | 40 |  | ns |    |
| 26 | $t_{RL1WL2}$    | $t_{WDR}$      | $\overline{RAS}$ to Write Command Delay Time  | 30 |  | 35 |  | ns |    |
| 27 | $t_{WL1RH1}$    | $t_{RWL}$      | Write Command to $\overline{RAS}$ Lead Time   | 30 |  | 35 |  | ns |    |
| 28 | $t_{WL1CH1}$    | $t_{CWL}^*$    | Write Command to $\overline{CAS}$ Lead Time   | 30 |  | 35 |  | ns |    |
| 29 | $t_{WL1WH1}$    | $t_{WCP}$      | Write Command Precharge Time                  | 10 |  | 15 |  | ns |    |
| 30 | $t_{WH2WL2}$    | $t_{WCP}$      | Write Command Precharge Time                  | 10 |  | 15 |  | ns |    |
| 31 | $t_{WL1CL2}$    | $t_{WCS}^*$    | Write Command Set-up Time                     | 0  |  | 0  |  | ns | 10 |
| 32 | $t_{CL1WH1}$    | $t_{WCH}^*$    | Write Command Hold Time                       | 30 |  | 35 |  | ns |    |
| 33 | $t_{RL1WH1}$    | $t_{WCR}$      | Write Command Hold Time from $\overline{RAS}$ | 80 |  | 90 |  | ns |    |
| 34 | $t_{AVWL2}$     | $t_{AWS1}$     | Column Address to Write Command Set-up Time   | 5  |  | 5  |  | ns | 11 |
| 35 | $t_{AVWL2}$     | $t_{AWS2}$     | Column Address to Write Command Set-up Time   | 55 |  | 65 |  | ns | 12 |
| 36 | $t_{WL1AX}$     | $t_{AWH}$      | Column Address to Write Command Hold Time     | 15 |  | 20 |  | ns |    |
| 37 | $t_{DVWL2}$     | $t_{DS}$       | Data-In Set-up Time                           | 0  |  | 0  |  | ns |    |
| 38 | $t_{WL1DX}$     | $t_{DH}$       | Data-In Hold Time                             | 20 |  | 25 |  | ns |    |
| 39 | $t_{WH2QX}$     | $t_{OW}$       | Output Active From End of Write               | 0  |  | 0  |  | ns |    |

**NOTES:**

- \* This parameter not applicable if operated with  $\overline{CAS}$  grounded.
- 8. Assumes that  $t_{RAD} \leq t_{RAD}(\text{max})$ . If  $t_{RAD} > t_{RAD}(\text{max})$  then  $t_{RAC}$  will increase by the amount that  $t_{RAD}$  exceeds  $t_{RAD}(\text{max})$ .
- 9.  $t_{RAD}$  specified for reference only.
- 10.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$ , and  $t_{AWD}$  are specified as reference points only. If  $t_{WCS} \geq t_{WCS}(\text{min})$ , the cycle is a  $\overline{CAS}$  controlled write cycle (early write cycle) and the data out pin will remain high impedance for the duration of  $\overline{WE}$  low. If  $t_{CWD} \geq t_{CWD}(\text{min})$  and  $t_{RWD} \geq t_{RWD}(\text{min})$  and  $t_{AWD} \geq t_{AWD}(\text{min})$  the cycle is a read-modify-write cycle and the data out will contain the data read from the selected address. If any of the above conditions are not satisfied, the condition of the data out is indeterminate.
- 11.  $t_{AWS1}$  is applicable for a  $\overline{CAS}$  controlled write operation, i.e., the leading edge of  $\overline{WE}$  is low prior to or coincident with a  $\overline{CAS}$  low transition.
- 12. Under typical TTL conditions ( $V_{IH} \geq 3V$ ) and low supply inductance,  $t_{AWS2} = t_{AWS1}$ . Otherwise,  $t_{AWS2}$  is applicable for a  $\overline{WE}$  controlled write operation, i.e., the leading edge of  $\overline{CAS}$  is low prior to a  $\overline{WE}$  low transition.

**A.C. CHARACTERISTICS (Con't.)**
**Read-Modify-Write Cycle<sup>13</sup>**

| #  | JEDEC Symbol              | Symbol             | Parameter   | 51C65HL-10 |       | 51C65HL-12 |       | Unit | Notes |
|----|---------------------------|--------------------|---|------------|-------|------------|-------|------|-------|
|    |                           |                    |   | Min.       | Max.  | Min.       | Max.  |      |       |
| 40 | t <sub>RL2RL2</sub> (RMW) | t <sub>RWC</sub>   | Read-Modify-Write (RMW) Cycle Time                          | 195        |       | 230        |       | ns   |       |
| 41 | t <sub>RL1RH1</sub> (RMW) | t <sub>RRW</sub>   | RMW Cycle $\overline{\text{RAS}}$ Pulse Width               | 135        | 75000 | 160        | 75000 | ns   |       |
| 42 | t <sub>CL1CH1</sub> (RMW) | t <sub>CRW</sub> * | RMW Cycle $\overline{\text{CAS}}$ Pulse Width               | 55         |       | 65         |       | ns   |       |
| 43 | t <sub>RH2WH1</sub>       | t <sub>RWH</sub>   | $\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Hold Time | 5          |       | 5          |       | ns   |       |
| 44 | t <sub>RL2WL2</sub>       | t <sub>RWD</sub>   | $\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay     | 100        |       | 120        |       | ns   | 14    |
| 45 | t <sub>AVWL2</sub>        | t <sub>AWD</sub>   | Column Address to $\overline{\text{WE}}$ Delay              | 55         |       | 65         |       | ns   | 14    |
| 46 | t <sub>CL1WL2</sub>       | t <sub>CWD</sub> * | $\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay     | 20         |       | 25         |       | ns   | 14    |


**Static Column Mode<sup>15</sup>**

|    |                     |                  |                                      |    |     |    |     |    |    |
|----|---------------------|------------------|--------------------------------------|----|-----|----|-----|----|----|
| 47 | t <sub>AXQX</sub>   | t <sub>OHA</sub> | Output Hold Time From Address Change | 10 |     | 10 |     | ns |    |
| 48 | t <sub>WH2QX</sub>  | t <sub>DHW</sub> | Output Hold Time From End of Write   | 0  |     | 0  |     | ns |    |
| 49 | t <sub>WH2QV</sub>  | t <sub>WPA</sub> | RMW Write Precharge Access Time      |    | 70  |    | 80  | ns | 16 |
| 50 | t <sub>WL1QV</sub>  | t <sub>WRA</sub> | RMW Write-Read Access Time           |    | 105 |    | 120 | ns | 16 |
| 51 | t <sub>WH2WL2</sub> | t <sub>WPS</sub> | RMW Write Command Precharge Time     | 55 |     | 65 |     | ns |    |

**NOTES:**

- \* This parameter not applicable if operated with  $\overline{\text{CAS}}$  grounded.
- 13. The parameters shown in the Read-Modify-Write timing diagrams which are not listed in the table are previously specified.
- 14. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>WCD</sub> and t<sub>AWD</sub> are specified as reference points only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is a  $\overline{\text{CAS}}$  controlled write cycle (early write cycle) and the data pin will remain high impedance for the duration of  $\overline{\text{WE}}$  low. If t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min) and t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min) and t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), the cycle is a read-modify-write cycle and the data out will contain the data read from the selected address. If any of the above conditions are not satisfied, the condition of data out is indeterminate.
- 15. All previously specified A.C. characteristics are applicable.
- 16. Access time from a write command to a read command is determined by the longer of t<sub>CAA</sub> or t<sub>WPA</sub> or t<sub>WRA</sub>.


**WAVEFORMS**  
Read Cycle



C14748

- NOTES:**
- a., b.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals.
  - c., d.  $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of Dout.
  - e.  $t_{WR}$  is referenced to  $\overline{CAS}$  or  $\overline{WE}$  high transition, whichever occurs first.
  - f. Transition is measured  $\pm 500$  mV from steady state voltage with specified three state load (5 pF and a 380 Ohm Thevenin equivalent).
  - g. Either  $t_{RCH}$  or  $t_{RSH}$  must be satisfied.
  - h. If  $t_{ARH} \geq t_{ARL}$  (min), then data from the last address will be latched on Dout, as long as Dout is held in low impedance by  $\overline{CAS}$ .

**WAVEFORMS (Cont.)**  
**Write Cycle**




**NOTES:**

- a., b.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals.
- c., d.  $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of  $D_{out}$ .
- e.  $t_{WRP}$  is referenced to CAS or WE high transition, whichever occurs first.
- f. Transition is measured  $\pm 500$  mV from steady state voltage with specified three state load (5 pF and a 380 Ohm Thevenin equivalent).
- g.  $t_{WH}$ ,  $t_{OS}$ ,  $t_{OH}$  and  $t_{OZ}$  are referenced to CAS of WE low transition, whichever occurs first.
- h.  $t_{WC}$  (min) is measured from the earlier of CAS or WE high transition to the later of CAS or WE low transition.
- i. If CAS and WE simultaneously make a high transition, the output will remain in high impedance.
- j. If a WE low transition occurs after a CAS low transition,  $t_{WZS}$  is applicable.

C14759

**WAVEFORMS (Cont.)**  
**Read/Modify/Write Cycle**



C1718


**NOTES:**

- a., b.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals.
- c., d.  $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of D<sub>out</sub>.
- e.  $t_{RWP}$  is referenced to CAS of WE high transition, whichever occurs first.
- f. Transition is measured  $\pm 500$  mV from steady state voltage with specified three state load (5 pF and a 380 Ohm Thevenin equivalent).
- g.  $t_{AWH}$ ,  $t_{OL}$  and  $t_{OL}$  are referenced to CAS of WE low transition, whichever occurs last.
- h. D<sub>out</sub> is valid after RAS high transition, if and only if  $t_{AWH} \geq t_{RWH}$  (min).






**WAVEFORMS (Cont.)**  
**Static Column Mode Write Cycle**



- NOTES:**
- $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals.
  - $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of  $D_{OUT}$ .
  - $t_{WCP}$  is referenced to  $CAS$  or  $WE$  high transition, whichever occurs first.
  - Transition is measured  $\pm 500$  mV from steady state voltage with specified three state load (5 pF and a 380 Ohm Thevenin equivalent).
  - $t_{WCH}$ ,  $t_{WS}$ ,  $t_{WH}$  and  $t_{WOL}$  are referenced to  $CAS$  of  $WE$  low transition, whichever occurs last.
  - $t_{WCS}$  (min) is measured from the earlier of  $CAS$  or  $WE$  high transition to the later of  $CAS$  or  $WE$  low transition.
  - If  $CAS$  and  $WE$  simultaneously make a high transition, the output will remain in high impedance.
  - If a  $WE$  low transition occurs after a  $CAS$  low transition,  $t_{WCS}$  is applicable.


**WAVEFORMS (Cont.)**  
**Static Column Mode Write Cycle (CAS Low)**



C14808

- NOTES:**
- a.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals.
  - b.  $V_{IH}$  (max) and  $V_{OL}$  (min) are reference levels for measuring timing of  $D_{out}$ .
  - c.  $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of  $D_{out}$ .
  - d.  $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of  $D_{out}$ .
  - e. Transition is measured  $\pm 500$  mV from steady state voltage with specified three state load (5 pF and a 380 Ohm Thevenin equivalent).


**WAVEFORMS (Cont.)**  
**Static Column Mode Read/Modify/Write Cycle**



C14B18

- NOTES:**
- $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals.
  - $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of  $D_{OUT}$ .
  - $t_{RWP}$  is referenced to  $\overline{CAS}$  or  $\overline{WE}$  high transition, whichever occurs first.
  - Transition is measured  $\pm 500$  mV from steady state voltage with specified three state load (5 pF and a 380 Ohm Thevenin equivalent).
  - $t_{AWH}$ ,  $t_{OS}$  and  $t_{OH}$  are referenced to  $\overline{CAS}$  or  $\overline{WE}$  low transition, whichever occurs last.
  - $t_{WPS}$  is measured from the earlier of  $\overline{CAS}$  or  $\overline{WE}$  high transition to the later of  $\overline{CAS}$  or  $\overline{WE}$  low transition.
  - $D_{OUT}$  is valid after  $\overline{RAS}$  high transition, if and only if  $t_{AWH} \geq t_{WPH}$  (min).



**WAVEFORMS (Cont.)**  
**Static Column Mode Read-Modify-Write Cycle (CAS Low)**












C14828

- NOTES:**
- a.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals.
  - b.  $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of  $D_{OUT}$ .
  - c. Transition is measured  $\pm 500$  mV from steady state voltage with specified three state load (5 pF and a 380 Ohm Thevenin equivalent).
  - d.  $D_{OUT}$  is valid after RAS high transition, if and only if  $t_{RWH} \geq t_{RWH}$  (min).


Typical power supply waveforms versus time are shown for the  $\overline{\text{RAS}}/\overline{\text{CAS}}$  timings of the Read/Write and  $\overline{\text{RAS}}$ -only refresh cycles.  $I_{\text{DD}}$  current transients at the  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  edges are significantly reduced from typical high speed NMOS DRAMs.






C1492B


GRAPH 10  
TYPICAL TTL STANDBY CURRENT  
 $I_{DD2}$  vs.  $V_{DD}$




GRAPH 11  
TYPICAL TTL STANDBY CURRENT  
 $I_{DD2}$  vs.  $T_A$




GRAPH 12  
TYPICAL STATIC COLUMN MODE CURRENT  
 $I_{DD4}$  vs.  $T_A$




GRAPH 13  
TYPICAL CMOS STANDBY CURRENT  
 $I_{DD6}$  vs.  $V_{DD}$




GRAPH 14  
TYPICAL CMOS STANDBY CURRENT  
 $I_{DD6}$  vs.  $T_A$




GRAPH 15  
TYPICAL STATIC COLUMN MODE CURRENT  
 $I_{DD4}$  vs.  $V_{DD}$




GRAPH 16  
AVERAGE STANDBY CURRENT  
RELATIVE TO RAS VOLTAGE  
 $I_{DD5}$  vs.  $V_{RAS}$



GRAPH 17  
TYPICAL OUTPUT SINK CURRENT  
 $I_{OL}$  vs.  $V_{OL}$



GRAPH 18  
TYPICAL OUTPUT SOURCE CURRENT  
 $I_{OH}$  vs.  $V_{OH}$



## FUNCTIONAL DESCRIPTION

The 51C65HL is a CHMOS dynamic RAM optimized for high data bandwidth and low power applications. The 51C65HL functionality is similar to a traditional dynamic RAM operation. The 51C65HL reads and writes data by multiplexing 16 address bits into 8 row and a 8 column address bits. The row address is latched in by the Row Address Strobe ( $\overline{\text{RAS}}$ ). The column address, however, flows through the internal address latch and access time is dependent upon a valid column address. The Column Address Strobe ( $\overline{\text{CAS}}$ ) acts only as an output enable signal (active low) and can remain low during the entire memory operation.

### Memory Cycle

The memory cycle is initiated by bringing  $\overline{\text{RAS}}$  active low. Any memory cycle once initiated must not be ended or aborted prior to fulfilling the minimum  $t_{\text{RAS}}$  timing specification. This ensures proper device operation and data integrity. Additionally, a new cycle cannot be initiated until the minimum precharge time,  $t_{\text{RP}}$  has elapsed. The output pin will always switch into the high impedance state when a memory cycle is initiated and remain in the high impedance state for a minimum period specified by  $t_{\text{RLZ}}$ . At that time, the output can change impedance states.

### Read Cycle

A read cycle is performed by maintaining the Write Enable ( $\overline{\text{WE}}$ ) signal high during the  $\overline{\text{RAS}}$  operation. The column address must be held for a minimum time specified by  $t_{\text{AR}}$ .  $\overline{\text{CAS}}$  may either be held low or be pulsed similar to the traditional  $\overline{\text{CAS}}$  operation.

For applications where  $\overline{\text{CAS}}$  is held low, the output pin is always in a low impedance state except when the cycle is initiated. The data out becomes valid when  $t_{\text{RAC}}$  and  $t_{\text{CAA}}$  are both satisfied.

For applications where  $\overline{\text{CAS}}$  is pulsed similar to the traditional  $\overline{\text{CAS}}$  operation, the additional timing specifications noted by the asterisks in the A.C. Characteristics are applicable. The output pin will remain in the high impedance state until both  $t_{\text{RLZ}}$  and  $t_{\text{LZ}}$  are satisfied. Data out becomes valid only when  $t_{\text{CAC}}$ ,  $t_{\text{CAA}}$  and  $t_{\text{RAC}}$  are all satisfied. Consequently, the access time is dependent upon the timing relationship among  $t_{\text{CAC}}$ ,  $t_{\text{CAA}}$  and  $t_{\text{RAC}}$ . For example, the access time is limited by  $t_{\text{CAA}}$  when  $t_{\text{RAC}}$  and  $t_{\text{CAC}}$  are satisfied.

### Write Cycle

A write cycle is performed by taking  $\overline{\text{WE}}$  low during a  $\overline{\text{RAS}}$  operation. To simplify the system design, the column address is latched in by the later of  $\overline{\text{WE}}$  or  $\overline{\text{CAS}}$ . As in the read cycle,  $\overline{\text{CAS}}$  may either be held low or be pulsed similar to the traditional  $\overline{\text{CAS}}$  operation.

For applications where  $\overline{\text{CAS}}$  is held low, the input data must be valid at or before the falling edge of  $\overline{\text{WE}}$ . The

output pin is always in a low impedance state except when the cycle is initiated.

For applications where  $\overline{\text{CAS}}$  is pulsed similar to the traditional  $\overline{\text{CAS}}$  operation, the additional timing specifications noted by the asterisks in the A.C. Characteristics are applicable. The input data must be valid at or before the falling edge of  $\overline{\text{WE}}$  or  $\overline{\text{CAS}}$ , whichever occurs last. In an early write cycle (the leading edge of  $\overline{\text{WE}}$  occurs prior to or coincident with the  $\overline{\text{CAS}}$  low transition) the output pin will be in the high impedance state at the beginning of the write action. Terminating the write action with  $\overline{\text{CAS}}$  will maintain the output in the high impedance state; terminating with  $\overline{\text{WE}}$  allows the output to go active.

### Refresh Cycle

To retain data, a refresh operation is performed by clocking each of the 256 row addresses ( $A_0$  through  $A_7$ ) with  $\overline{\text{RAS}}$  at least every 4 milliseconds. Any Read, Write, Read-Modify-Write, or  $\overline{\text{RAS}}$ -Only cycle will perform refresh.  $\overline{\text{CAS}}$  is not required.

### Extended Refresh Cycle

The 51C65HL extends the refresh cycle period to 64 milliseconds for  $\overline{\text{RAS}}$ -only refresh cycles. This feature reduces the total current consumption to a maximum of 80 micro Amperes, and typically 15 micro Amperes, for data retention ( $\overline{\text{RAS}} \geq V_{\text{DD}} - 0.5\text{V}$ ,  $\overline{\text{RAS}}$ -only refresh operation for the 51C65HL-12). The low standby current can significantly extend battery life in battery back-up applications. Current consumption is calculated from the following equation:

$$I = \frac{(t_{\text{RC}} I_{\text{ACTIVE}}) + (t_{\text{RI}} - t_{\text{RC}}) (I_{\text{STANDBY}})}{t_{\text{RI}}}$$

where  $t_{\text{RC}}$  = refresh cycle time,  
and  $t_{\text{RI}}$  = refresh interval time or  $t_{\text{REF}}/256$

Before entering or leaving an extended refresh period, the entire array must be refreshed at the normal interval of four milliseconds. This can be accomplished by either a burst or distributed refresh.

### Static Column Mode Operation

Static column mode operation permits all 256 columns within a selected row of the device to be randomly accessed at a high data rate. Read, write, and read-modify-write cycles can be performed during static column mode operation. The row address is internally retained by maintaining  $\overline{\text{RAS}}$  active low. Following the entry cycle into static column mode operation, the data is accessed simply by changing the column address. Because the column address buffer acts as a transparent or flow-through latch, access begins from a valid column address. Thus, the 51C65HL operates like a static RAM for multiple accesses within the

same row.  $\overline{\text{CAS}}$  acts only as an output enable. Intel's Application Note #172 *CHMOS DRAMS in Graphics Applications*, provides more details on static column mode operation.

### Data Out Operation

The 51C65HL Data Output ( $D_{\text{OUT}}$ ) is controlled primarily by  $\overline{\text{CAS}}$  and secondarily by  $\overline{\text{RAS}}$  and  $\overline{\text{WE}}$ .  $\overline{\text{CAS}}$  acts only as an output enable. By bringing  $\overline{\text{CAS}}$  high, the output switches to the high impedance state within the time specified by  $t_{\text{HZ}}$ . By taking  $\overline{\text{CAS}}$  low, the output switches to a low impedance state after the time specified by  $t_{\text{LZ}}$ .

The output is not controlled by  $\overline{\text{CAS}}$  during a memory cycle initialization. By bringing  $\overline{\text{RAS}}$  low to initiate a memory cycle, the output automatically switches to the high impedance state within the time specified by  $t_{\text{RHZ}}$  and will remain in the high impedance state for at least the period specified by  $t_{\text{RLZ}}$ . In an early write cycle, when  $\overline{\text{WE}}$  is asserted before  $\overline{\text{CAS}}$ , the output will remain in the high impedance state until the end of write. The output will also remain in the high impedance state in a  $\overline{\text{CAS}}$ -only cycle.

### Power On

An initial pause of 100  $\mu$ s is required after the application of the  $V_{\text{DD}}$  supply, followed by a minimum of eight initialization cycles (any combination of cycles containing a  $\overline{\text{RAS}}$  clock such as  $\overline{\text{RAS}}$ -only refresh).

Eight initialization cycles are required after extended periods of bias without clocks (greater than 64 ms).

The  $V_{\text{DD}}$  current ( $I_{\text{DD}}$ ) requirement of the 51C65HL during power on is dependent upon the input levels of  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$ . If  $\overline{\text{RAS}} = V_{\text{SS}}$  during power on, the device will go into an active cycle and  $I_{\text{DD}}$  would show current transients similar to those shown for the  $\overline{\text{RAS/CAS}}$  timings. It is recommended that  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  track with  $V_{\text{DD}}$  or be held at a valid  $V_{\text{IH}}$  during power on.

### Soft Error Rate

Soft errors are random, non-recurring changes in memory logic states caused by the impact of an ionizing particle, such as an alpha particle. For example, a logic "0" may change to a logic "1". The average soft error rate (SER) of less than 10 FITs is determined by accelerated testing using an alpha particle source and is subsequently confirmed by system testing. The SER is a function of the operating voltage, cycle time, package, and the alpha particle source. Intel measures the SER at  $V_{\text{DD}} = 4.75\text{V}$ , and  $t_{\text{cycle}} = 1\mu\text{s}$ . A thorium source of  $1.6 \times 10^5 \alpha/\text{cm}^2/\text{hr}$ . is used because it best matches the package energy spectra.

### References

For further details see Application Note (A.P.) #171, *Low Power with CHMOS DRAMS*, and A.P. #172, *CHMOS DRAMS in Graphics Applications*.