

4825771 INTEGRATED DEVICE

97D 02353 D T-46-07-05



**FAST CMOS OCTAL
TRANSPARENT LATCH**

**IDT54/74FCT573
IDT54/74FCT573A**



FEATURES:

- IDT54/74FCT573 equivalent to FAST™ speed; IDT54/74FCT573A 35% faster than FAST™
- Equivalent to FAST™ output drive over full temperature and voltage supply extremes
- $I_{OL} = 48\text{mA}$ (commercial) and 32mA (military)
- CMOS power levels (5 μW typ. static)
- TTL Input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than FAST™ (5 μA max.)
- Octal transparent latch with enable
- JEDEC standard pinout for DIP and LCC
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:


The IDT54/74FCT573 and IDT54/74FCT573A are 8-bit latches built using advanced CEMOS™, a dual metal CMOS technology. These octal latches have 3-state outputs and are intended for bus-oriented applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the set-up times is latched. Data appears on the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH, the bus output is in the high impedance state.

PIN CONFIGURATIONS



10

FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.
FAST is a trademark of Fairchild Semiconductor Co.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

DECEMBER 1987

4825771 INTEGRATED DEVICE

97D 02354

D
T.46.07.05

IDT54/74FCT573/A FAST CMOS
OCTAL TRANSPARENT LATCH

MILITARY AND COMMERCIAL TEMPERATURE RANGES

ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
P _T	Power Dissipation	0.5	0.5	W
I _{OUT}	DC Output Current	120	120	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

SYMBOL	PARAMETER ⁽¹⁾	CONDITIONS	TYP.	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V	6	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	8	12	pF

NOTE:

1. This parameter is measured at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

V_{LO} = 0.2V; V_{HC} = V_{CC} - 0.2V

Commercial: T_A = 0°C to +70°C; V_{CC} = 5.0V ± 5%

Military: T_A = -55°C to +125°C; V_{CC} = 5.0V ± 10%

SYMBOL	PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN.	TYP. ⁽²⁾	MAX.	UNIT	
V _{IH}	Input HIGH Level	Guaranteed Logic High Level	2.0	-	-	V	
V _{IL}	Input LOW Level	Guaranteed Logic Low Level	-	-	0.8	V	
I _{IH}	Input HIGH Current	V _{CC} = Max.	V _I = V _{CC}	-	-	5	μA
I _{IL}	Input LOW Current		V _I = 2.7V	-	-	5 ⁽⁴⁾	
			V _I = 0.5V	-	-	-5 ⁽⁴⁾	
			V _I = GND	-	-	-5	
I _{OZ}	Off State (High Impedance) Output Current	V _{CC} = Max.	V _O = V _{CC}	-	-	10	μA
			V _O = 2.7V	-	-	10 ⁽⁴⁾	
			V _O = 0.5V	-	-	-10 ⁽⁴⁾	
			V _O = GND	-	-	-10	
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _N = -18mA	-	-0.7	-1.2	V	
I _{OS}	Short Circuit Current	V _{CC} = Max ⁽³⁾ , V _O = GND	-60	-120	-	mA	
V _{OH}	Output HIGH Voltage	V _{CC} = 3V, V _{IN} = V _{LC} or V _{HC} , I _{OH} = -32 μA	V _{HC}	V _{CC}	-	V	
		V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OH} = -300 μA	V _{HC}	V _{CC}		
			I _{OH} = -12mA MIL.	2.4	4.3		
			I _{OH} = -15mA COM'L.	2.4	4.3		
V _{OL}	Output LOW Voltage	V _{CC} = 3V, V _{IN} = V _{LC} or V _{HC} , I _{OL} = 300 μA	-	GND	V _{LC}	V	
		V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OL} = 300 μA	-	GND		V _{LC}
			I _{OL} = 32mA MIL.	-	0.3		0.5
			I _{OL} = 48mA COM'L.	-	0.3		0.5
V _H	Input Hysteresis on Clock Only	-	-	200	-	mV	

NOTES:

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V_{CC} = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- This parameter is guaranteed but not tested.

4825771 INTEGRATED DEVICE

97D 02355 D

T 46-07-05

IDT54/74FCT573/A FAST CMOS
OCTAL TRANSPARENT LATCH

MILITARY AND COMMERCIAL TEMPERATURE RANGES

POWER SUPPLY CHARACTERISTICS

$V_{LC} = 0.2V$; $V_{HC} = V_{CC} - 0.2V$

SYMBOL	PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN.	TYP. ⁽²⁾	MAX.	UNIT	
I_{CC}	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$ $V_{IN} \geq V_{HC}$; $V_{IN} \leq V_{LC}$ $I_{CP} = I_I = 0$	-	0.001	1.5	mA	
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$	-	0.5	2.0	mA	
I_{CCD}	Dynamic Power Supply Current ⁽⁴⁾	$V_{CC} = \text{Max.}$ Outputs Open $\overline{OE} = \text{GND}$ $LE = V_{CC}$ One Input Toggling 50% Duty Cycle	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$	-	0.15	0.25	mA/ MHz
I_C	Total Power Supply Current ⁽⁶⁾	$V_{CC} = \text{Max.}$ Outputs Open $f_{CP} = 10\text{MHz}$ 50% Duty Cycle $\overline{OE} = \text{GND}$ $LE = V_{CC}$ One Bit Toggling	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$ (FCT)	-	1.5	4.0	mA
			$V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$	-	1.8	5.0	
		$V_{CC} = \text{Max.}$ Outputs Open $f_{CP} = 2.5\text{MHz}$ 50% Duty Cycle $\overline{OE} = \text{GND}$ $LE = V_{CC}$ Eight Bits Toggling	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$ (FCT)	-	3.0	6.5 ⁽⁵⁾	
			$V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$	-	5.0	14.5 ⁽⁵⁾	

NOTES:

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at $V_{CC} = 5.0V$, $+25^\circ\text{C}$ ambient and maximum loading.
- Per TTL driven input ($V_{IN} = 3.4V$); all other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_I N_I)$
 I_{CC} = Quiescent Current
 ΔI_{CC} = Power Supply Current for a TTL High Input ($V_{IN} = 3.4V$)
 D_H = Duty Cycle for TTL Inputs High
 N_T = Number of TTL Inputs at D_H
 I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 f_I = Input Frequency
 N_I = Number of Inputs at f_I
 All currents are in milliamps and all frequencies are in megahertz.

10

DEFINITION OF FUNCTIONAL TERMS

PIN NAMES	DESCRIPTION
$D_0 - D_7$	Data Inputs
LE	Latch Enables Input (Active HIGH)
\overline{OE}	Output Enables Input (Active LOW)
$O_0 - O_7$	3-State Latch Outputs

TRUTH TABLE

INPUTS		OUTPUTS	
D_n	LE	\overline{OE}	O_n
H	H	L	H
L	H	L	L
X	X	H	Z

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Don't Care
- Z = High Impedance

4825771 INTEGRATED DEVICE

97D 02356 D

IDT54/74FCT573/A FAST CMOS
OCTAL TRANSPARENT LATCH

MILITARY AND COMMERCIAL TEMPERATURE RANGES

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

T-46-07-05

SYMBOL	PARAMETER	CONDITION ⁽¹⁾	IDT54/74FCT573					IDT54/74FCT573A					UNIT
			TYP. ⁽³⁾	COM'L		MIL.		TYP. ⁽³⁾	COM'L		MIL.		
				MIN. ⁽²⁾	MAX.	MIN. ⁽²⁾	MAX.		MIN. ⁽²⁾	MAX.	MIN. ⁽²⁾	MAX.	
t _{PLH} t _{PHL}	Propagation Delay D _n to O _n	C _L = 50pF R _L = 500Ω	5.0	1.5	8.0	1.5	8.5	4.0	1.5	5.2	1.5	5.6	ns
t _{PLH} t _{PHL}	Propagation Delay LE to O _n		9.0	2.0	13.0	2.0	15.0	7.0	2.0	8.5	2.0	9.8	ns
t _{PZH} t _{PZL}	Output Enable Time		7.0	1.5	12.0	1.5	13.5	5.5	1.5	6.5	1.5	7.5	ns
t _{PHZ} t _{PLZ}	Output Disable Time		6.0	1.5	7.5	1.5	10.0	4.0	1.5	5.5	1.5	6.5	ns
t _{SU}	Set-up Time HIGH or LOW D _n to LE		1.0	2.0	-	2.0	-	1.0	2.0	-	2.0	-	ns
t _H	Hold Time HIGH or LOW D _n to LE		1.0	1.5	-	1.5	-	1.0	1.5	-	1.5	-	ns
t _W	LE Pulse Width HIGH or LOW		5.0	6.0	-	6.0	-	4.0	5.0	-	6.0	-	ns

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Typical values are at V_{CC} = 5.0V, +25°C ambient and maximum loading.

ORDERING INFORMATION

