



9-Bit Hold Register

Product Preview

**ELECTRICALLY TESTED PER:
10E543**

The 10E543 is a 9-bit holding register, designed with byte-parity applications in mind. The 10E543 holds current data or loads new data, with the nine inputs D₀-D₈ accepting parallel input data.

The SEL (Select) input pin is used to switch between the two modes of operation—HOLD and LOAD. Input data is accepted by the registers a set-up time before the positive going edge of CLK1 or CLK2. A HIGH on the Master Reset pin (MR) asynchronously resets all the registers to zero.

- 700 MHz Min. Operating Frequency
- 9-Bit for Byte-Parity Applications
- Asynchronous Master Reset
- Dual Clocks
- 75 kΩ Input Pulldown Resistors

PIN NAME

Pin	Function
D ₀ - D ₈	Parallel Data Inputs
SEL	Mode Select Input
CLK1, CLK2	Clock Inputs
MR	Master Reset
Q ₀ - Q ₈	Data Outputs
NC	No Connection

Function Table

SEL	Mode
L	LOAD
H	HOLD

Military 10E543




AVAILABLE AS


- 1) JAN: N/A
 - 2) SMD: N/A
 - 3) 883: Planned
- X = CASE OUTLINE AS FOLLOWS:

**PACKAGE: NON-Compliant
QFP: X**

5



LOGIC DIAGRAM



This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

10E543

10E Series DC CHARACTERISTICS: $V_{EE} = -5.2 \text{ V} \pm 5\%$; $V_{CC} = V_{CCO} = \text{GND}$ ¹

Symbol	Parameter	Limits						Units
		+ 25° C		+ 125° C		- 55° C		
		Min	Max	Min	Max	Min	Max	
V_{OH}	Output HIGH Voltage	-980	-810	TBA		TBA		mV
V_{OL}	Output LOW Voltage	-1950	-1630	TBA		TBA		mV
V_{IH}	Input HIGH Voltage	-1130	-810	TBA		TBA		mV
V_{IL}	Input LOW Voltage	-1950	-1480	TBA		TBA		mV
I_{IL}	Input LOW Current	0.5		TBA		TBA		μA

1. 10E series circuits are designed to meet the dc specifications shown in the table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lpm is maintained. Outputs are terminated through a 50 Ω resistor to -2.0 volts, except bus outputs where specified, are terminated into 25 Ω .

DC CHARACTERISTICS: $V_{EE} = V_{EE}(\text{min})$ to $V_{EE}(\text{max})$, $V_{CC} = V_{CCO} = \text{GND}$

Symbol	Parameter	Limits						Units	TEST CONDITION APPLIED:
		+ 25° C		+ 125° C		- 55° C			
		Min	Max	Min	Max	Min	Max		
I_{IH}	Input High Current		150		150		150	μA	
I_{EE}	Power Supply Current		145		145		145	mA	

AC CHARACTERISTICS: $V_{EE} = V_{EE}(\text{min})$ to $V_{EE}(\text{max})$, $V_{CC} = V_{CCO} = \text{GND}$

Symbol	Parameter	Limits						Units	TEST CONDITION APPLIED:
		+ 25° C		+ 125° C		- 55° C			
		Min	Max	Min	Max	Min	Max		
f_{SHIFT}	Max. Toggle Frequency	700		700		700		MHz	
t_{PLH} t_{PHL}	Propagation Delay to Output								
	Clk	600	1000	600	1000	600	1000	ps	
	MR	600	1000	600	1000	600	1000	ps	
t_{S}	Setup Time								
	D	50		50		50		ps	
	SEL	300		300		300		ps	
t_{H}	Hold Time								
	D	300		300		300		ps	
	SEL	75		75		75		ps	
t_{RR}	Reset Recovery Time	900		900		900		ps	
t_{PW}	Minimum Pulse Width								
	Clk, MR	400		400		400		ps	
t_{Skew}	Within-device Skew	75		75		75		ps	(Note 1)
t_{r} t_{f}	Rise/Fall Times 20 - 80%	300	800	300	800	300	800	ps	

1. Within-device skew is defined as identical transitions on similar paths through a device.