

HM571000 Series



1,048,576-Word x 1-Bit High Speed Dynamic Random Access Memory

DESCRIPTION

The Hitachi HM571000 is a super high speed dynamic RAM organized 1,048,576-word x 1-bit. HM571000 have realized higher density, higher performance and various functions by employing 1.3 μm Bi-CMOS technology and some new Bi-CMOS circuit design technologies. The HM571000 offers 8 bits static column mode as a high speed access mode.

FEATURES

- Single
 - 5V ($\pm 10\%$) for HM571000JP/ZP-40/45
 - 5V ($\pm 5\%$) for HM571000JP/ZP-35R
- High Speed
 - Access Time35 ns/40 ns/45 ns (max)
 - 512 Refresh Cycles(4 ms)
- 2 Variations of Refresh
 - CE Refresh
 - Automatic Refresh
- 8 Bits Static Column Mode



ORDERING INFORMATION



Part No.	Access Time	Package
HM571000JP-35R	35 ns	300 mil 28-pin Plastic SOJ
HM571000JP-40	40 ns	(CP-28DN)
HM571000JP-45	45 ns	
HM571000ZP-35*1	35 ns	400 mil 28-pin Plastic ZIP
HM571000ZP-40*1	40 ns	(ZP-28)
HM571000ZP-45*1	45 ns	

Note: *1. ZIP type products are preliminary.

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Input for CE Refresh
A ₉ -A ₁₆	Address Input
A ₁₇ -A ₁₉	Address Input for Static Column Mode
$\overline{\text{CE}}$	Chip Enable
$\overline{\text{OE}}$	Output Enable
$\overline{\text{WE}}$	Read/Write Enable
D _{in}	Data-in
D _{out}	Data-out
$\overline{\text{RF}}$	Refresh Control
V _{CC}	Power (+ 5V)
V _{SS}	Ground

PIN OUT



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	-1.0 to +7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	-1.0 to +7.0	V
Short Circuit Output Current	I _{OS}	50	mA
Power Dissipation	P _T	0.8	W
Operating Temperature	T _{opr}	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	-35R	4.75	5.0	5.25	V	1
	-40/-45	4.50		5.50		
Input High Voltage	V _{IH}	2.4	—	6.5	V	1, 3
Input Low Voltage	V _{IL}	-1.0	—	0.8	V	1, 2

Notes: 1. All voltage referenced to V_{SS}.

2. The device will withstand undershoots to the -2V level with a maximum pulse width of 20 ns at the -1.5V level. (See Figure 1.)




Figure 1. Undershoot of Input Voltage

3. The V_{IH} level of \overline{OE} shall be lower than V_{CC} + 0.5V.

• DC Electrical Characteristics (T_A = 0 to +70°C, V_{SS} = 0V)

(V_{CC} = 5V ± 10% for HM571000JP-40/45)

(V_{CC} = 5V ± 5% for HM571000JP-35R)

Parameter	Symbol	HM571000-35R		HM571000-40		HM571000-45		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Normal Operating Current	I _{CCA}	See Figure 2						mA		1
Refresh Current	I _{CCR}	See Figure 2						mA		1
Standby Current	I _{CCS}	—	5	—	5	—	5	mA		
Input Leakage Current	I _{LI}	-10	10	-10	10	-10	10	μA	0V < V _{in} < 7V	2
Output Leakage Current	I _{LO}	-10	10	-10	10	-10	10	μA	0V < V _{out} < 7V, D _{out} = Disable	
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	High I _{out} = -4 mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	V	Low I _{out} = 8 mA	

Notes: 1. I_{CC} depends on output loading condition when the device is selected, I_{CC} max is specified at the output open condition.

2. The V_{IN} level of \overline{OE} that is I_{LI} test condition of \overline{OE} must be lower than V_{CC} + 0.5V.






Figure 2. I_{CCA} , I_{CCR} vs T_{cycle}

- **Capacitance** ($T_A = 25^\circ C$)
 ($V_{CC} = 5V \pm 10\%$ for HM571000JP-40/45)
 ($V_{CC} = 5V \pm 5\%$ for HM571000JP-35R)

Parameter	Symbol	Typ	Max	Unit	Note	
Input Capacitance	Address, Data-in	C_{in1}	—	5	pF	1
	Clocks (\overline{CE} , \overline{OE})	C_{in2}	—	5	pF	1
	Clock (\overline{WE} , RF)	C_{in3}	—	7	pF	1
Output Capacitance	(Data-out)	C_O	—	10	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. \overline{OE} , $\overline{CE} = V_{IH}$ to disable D_{out} .

- **AC CHARACTERISTICS** ¹ ($T_A = 0$ to $+70^\circ C$, $V_{SS} = 0V$)
 ($V_{CC} = 5V \pm 10\%$ for HM571000JP/40/45)
 ($V_{CC} = 5V \pm 5\%$ for HM571000JP/35R)

Test Conditions

Input Pulse Levels: $V_{IH} = 3.0V$, $V_{IL} = 0V$
 Transition Time: $t_T = 3$ ns
 Input Timing Reference Levels: High = 2.4V, Low = 0.8V (See Figure 3.)
 Output Timing Reference Levels: High = 2.4V, Low = 0.4V
 Output Load: See Figure 4.




Figure 3. Input Pulse




Figure 4. Output Load



Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM571000-35R		HM571000-40		HM571000-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
Read/Write Cycle Time	t _{CC}	75	—	85	—	90	—	ns	
CE Pulse Width	t _{CE}	35	5000	40	5000	45	5000	ns	
CE Precharge Time	t _{CP}	34	—	39	—	39	—	ns	
Address Setup Time	t _{AS}	0	—	0	—	0	—	ns	
Address Hold Time	t _{AH}	5	—	5	—	5	—	ns	
Transition Time (Rise and Fall)	t _T	1	10	1	10	1	10	ns	
Refresh Period	t _{REF}	—	4	—	4	—	4	ms	

Read Cycle

Parameter	Symbol	HM571000-35R		HM571000-40		HM571000-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
Access Time from CE	t _{ACS}	—	35	—	40	—	45	ns	
Address Access Time	t _{AA}	—	25	—	30	—	30	ns	
Access Time from OE	t _{OAC}	—	20	—	25	—	25	ns	
Setup Time on Read	t _{RS}	0	—	0	—	0	—	ns	
Hold Time on Read	t _{RH}	5	—	5	—	5	—	ns	
OE Setup Time	t _{OES}	5	—	5	—	5	—	ns	
OE Enable to Output in Low-Z	t _{LZ}	0	—	0	—	0	—	ns	
OE Disable to Output in High-Z	t _{HZ}	—	15	—	20	—	20	ns	
Output Hold Time from Address	t _{AOH}	3	—	3	—	3	—	ns	
Output Hold Time from CE	t _{COH}	0	—	0	—	0	—	ns	
CE to OE Precharge Time	t _{COP}	10	—	10	—	10	—	ns	

Write Cycle

Parameter	Symbol	HM571000-35R		HM571000-40		HM571000-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
Data Setup Time	t _{DW}	20	—	25	—	30	—	ns	
Data Hold Time	t _{DH}	5	—	5	—	5	—	ns	
Setup Time on Early Write	t _{ES}	5	—	5	—	5	—	ns	
WE Pulse Width	t _{WP}	25	—	30	—	35	—	ns	
Write Hold Time from CE	t _{WH}	35	—	40	—	45	—	ns	
WE Enable to Output in High-Z	t _{WZ}	—	15	—	20	—	20	ns	



Read-Modify-Write Cycle

Parameter	Symbol	HM571000-35R		HM571000-40		HM571000-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
\overline{WE} Delay Time from \overline{CE}	t_{CWD}	35	—	40	—	45	—	ns	

Refresh Cycle

Parameter	Symbol	HM571000-35R		HM571000-40		HM571000-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
\overline{RF} Setup Time	t_{FS}	5	—	5	—	5	—	ns	
\overline{RF} Hold Time	t_{FH}	15	—	15	—	15	—	ns	
Mode Selection Setup Time	t_{MS}	0	—	0	—	0	—	ns	
Mode Selection Hold Time	t_{MH}	15	—	20	—	20	—	ns	
Setup Time on \overline{CE} Refresh	t_{CRS}	15	—	20	—	20	—	ns	


Static Column Mode Cycle

Parameter	Symbol	HM571000-35R		HM571000-40		HM571000-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
Static Column Address Setup Time	t_{ASZ}	20	—	25	—	25	—	ns	
Address Setup Time to \overline{WE}	t_{WS}	0	—	0	—	0	—	ns	
Address Hold Time from \overline{WE}	t_{WR}	0	—	0	—	0	—	ns	


- Notes:
1. If $t_{OES} > t_{OES}(\text{min})$ and \overline{OE} is held at low level, D_{out} will be valid until the next negative transition of \overline{CE} .
 2. Both t_{WH} and t_{WP} must be satisfied for a delayed write cycle.
 3. If $t_{COP} < t_{COP}(\text{min})$, D_{out} cannot be guaranteed to be in high impedance.
 4. If the negative transition of \overline{OE} occurs before that of \overline{CE} , t_{LZ} is controlled by \overline{CE} .
 5. t_{WP} and t_{PW} are specified by the positive transition of \overline{CE} or \overline{WE} whichever occurs earlier.
 6. When \overline{WE} goes low, D_{out} becomes high impedance and is held in this condition to the next cycle. If the negative transition of \overline{WE} occurs before that of \overline{CE} , D_{out} is controlled by \overline{CE} . t_{WZ} defines the time at which the output achieves the open circuit condition.
 7. If $t_{ES} > t_{ES}(\text{min})$, the cycle is early write and D_{out} is in high impedance.
 8. In static column mode cycles, read operation cannot be performed after write operation.
 9. Both t_{AH} and t_{WR} must be satisfied for a write cycle.
 10. t_{HZ} defines the time at which the output achieves the open circuit condition.
 11. An initial pause of 100 μs is required after power-up, then execute at least eight \overline{CE} refresh cycles.
 12. In static column mode cycle, there must not be any invalid address inputs for static column mode ($A_{17}-A_{19}$) which are less than t_{AA} .

■ TIMING WAVEFORMS

• Read/Read Cycle




• Read/Early Write Cycle



0080-8




• Read/Delayed Write Cycle




0080-9



• Read/Read Cycle ($\overline{OE} = V_{IL}$)




• Read/Early Write Cycle ($\overline{OE} = V_{IL}$)



0060-11




• Read/Delayed Write Cycle ($\overline{OE} = V_{IL}$)




0080-12



• Read-Modify-Write Cycle




*  : Don't care


0080-13



• Automatic Refresh Cycle




• CE Refresh




0080-15



• Static Column Mode Read Cycle




• Static Column Mode Read Cycle ($\overline{OE} = V_{IL}$)




0080-17



• Static Column Mode Write Cycle *8 (1st Cycle = Early Write Cycle)









• Static Column Mode Write Cycle *8 (1st Cycle = Delayed Write Cycle)



T-90-20

Unit: mm (inch) Scale 3/2







• Dual-in-line Plastic



• Dual-in-line Plastic

HITACHI/ LOGIC/ARRAYS/MEM

Unit: mm (inch) Scale 3/2




• Dual-in-line Plastic


HITACHI/ LOGIC/ARRAYS/MEM

Unit: mm (inch) Scale 3/2

• DP-28C



• DP-28N



T-90-20




• Flat Package (J-bend Leads)

HITACHI/ LOGIC/ARRAYS/MEM


Unit: mm (inch) Scale 3/2

T-90-20


• CP-20D




• CP-20DA




• CP-24D



• CP-28D




• CP-40D


HITACHI


• TSOP (Thin Small Outline Packagrⁿ) HITACHI/ LOGIC/ARRAYS/MEM Unit: mm (inch) Scale 3/2

• TFP-20DA




• TFP-20DAR

T-90-20



• TTP-20D



• TTP-20DR

