



CS1232

Micromonitor

T-65-13

Features

- Halts and restarts an out-of-control microprocessor
- Holds microprocessor in check during power transients
- Automatic restart after power failure
- Monitors pushbutton for external reset
- Monitors microprocessor power supply to be within 5% or 10% of 5 V
- No discrete components needed
- 8-pin Mini-DIP or 16-pin SOIC
- Pin compatible with DS1232

General Description

The CS1232 is a monitor for microprocessors which checks program execution, power source quality, and external reset status.

The power status (V_{CC}) is monitored by a comparator and a precision temperature-compensated reference. Reset is forced active by an internal signal when V_{CC} goes out-of-tolerance. Reset signals stay active for a minimum for 250 ms after V_{CC} returns to an in-tolerance condition. This allows both power supply and processor to stabilize.


The pushbutton reset control input is debounced and the active reset minimum pulse width of 250 ms is guaranteed.

The internal watchdog timer forces the reset signals active if the strobe input is not driven low prior to time out. The CS1232 timer can be set to operate at time out settings of approximately 150ms, 600ms, and 1.2 seconds.

A surface mount 16-pin SOIC is available, as well as an 8-pin Plastic DIP.

ORDERING INFORMATION:

Model	Temp. Range	Package
CS1232-P	0 °C to 70 °C	8-pin Plastic DIP
CS1232-IP	-40 °C to +85 °C	8-pin Plastic DIP
CS1232-S	0 °C to 70 °C	16-pin SOIC
CS1232-IS	-40 °C to +85 °C	16-pin SOIC



Preliminary Product Information

This document contains information for a new product. Crystal Semiconductor reserves the right to modify this product without notice.

Crystal Semiconductor Corporation
P.O. Box 17847, Austin, TX 78760
(512) 445 7222 FAX: (512) 445 7581

JUN '89
DS18PP1
8-3



T-65-13
CS1232

ANALOG CHARACTERISTICS (T_{MIN} to T_{MAX}, V_{CC} = 4.5 to 5.5V)

Parameter	Symbol	min	typ	max	Units
V _{CC} Trip Point (TOL = GND) (Note 1)	V _{CCTP}	4.50	4.62	4.74	V
V _{CC} Trip Point (TOL = V _{CC}) (Note 1)	V _{CCTP}	4.25	4.37	4.49	V
Operating Current (Note 2)	I _{CC}	—	0.4	2.0	mA

Notes: 1. All Voltages Referenced To Ground
2. Measured with outputs open

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	min	typ	max	Units
Operating Temperature CS1232		0	—	+ 70	°C
CS1232-1		— 40	—	+ 85	°C
Supply Voltage (Note 1)	V _{CC}	4.5	5.0	5.5	V

DIGITAL CHARACTERISTICS (T_{MIN} to T_{MAX}, V_{CC} = 4.5V to 5.5V)

Parameter	Symbol	min	typ	max	Units
$\overline{ST}$ and $\overline{PBRST}$ Input High Level (Note 1)	V _{IH}	2.0	—	V _{CC} + 0.3	V
$\overline{ST}$ and $\overline{PBRST}$ Input Low Level (Note 1)	V _{IL}	— 0.3	—	+ 0.8	V
Output High Current @2.4 V RST only	I _{OH}	— 1.0	— 2.0	—	mA
Output Low Current @0.4 V RST, $\overline{RST}$	I _{OL}	2.0	3.0	—	mA
Input Leakage (Note 3)	I _{IL}	— 1.0	—	+ 1.0	uA
Input Capacitance T _A = 25 °C	C _{IN}	—	—	5	pF
Output Capacitance T _A = 25 °C	C _{OUT}	—	—	7	pF

Note: 3. $\overline{PBRST}$ is internally pulled up to V_{CC} with an internal impedance of 100 k Ω typical.

Specifications are subject to change without notice.



T-65-13

CS1232

ABSOLUTE MAXIMUM RATINGS

Parameter	min	typ	max	Units
Voltage on any Pin Relative to Ground	- 1.0	-	+7.0	V
Input Current	-	-	±10	mA
Storage Temperature	- 55	-	+125	°C
Soldering Temperature	260 °C for 10 Sec			

WARNING: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes

SWITCHING CHARACTERISTICS (T_{MIN} to T_{MAX}, V_{CC} = 5V ± 10%)

Parameter	Symbol	min	typ	max	Units
PBRST = V _{IL}	t _{PB}	20	-	-	ms
RESET Active Time	t _{RST}	250	610	1000	ms
ST Pulse Width	t _{ST}	20	-	-	ns
V _{CC} Detect to RST and RST	t _{RPD}	-	-	100	ns
V _{CC} Slew Rate from 4.75V - 4.25V	t _F	300	-	-	us
V _{CC} Detect to RST and RST (Note 4)	t _{RPU}	250	610	1000	ms
V _{CC} Slew Rate from 4.25V - 4.75V	t _R	0	-	-	ns
ST Pulse Period	t _{TD}	62.5	-	250	ms
TD pin at Ground		250	-	1000	ms
TD pin floating		500	-	2000	ms
TD pin connected to V _{CC} (Note 5)					


Note: 4. t_R = 5 μs

5. t_{TD} is the maximum elapsed time between ST pulses which will keep the watchdog timer from forcing RST and RST to the active state for a time of t_{RST}.


6. RST is an N-channel open drain output.




CS1232




Timing Diagram—Pushbutton Reset



Timing Diagram—Strobe Input



Timing Diagram—Power Down



Timing Diagram—Power Up

CRYSTALT-65-13
CS1232**POWER SUPPLY MONITOR**

The CS1232 will detect out-of-tolerance power supplies for processor-based systems as well as warn of an impending power failure. The TOL digital input pin defines the threshold level for VCC; when the VCC level drops below the TOL defined level, the comparator outputs the signals RST and $\overline{\text{RST}}$. The threshold level is set to typically 4.37 V if TOL is connected to VCC, and is set to typically 4.62 V if TOL is connected to GND. The processor is allowed to continue until the last possible moment that VCC is valid. Upon return of power, RST and $\overline{\text{RST}}$ are active for 250 ms (minimum) to allow stabilization.

WATCHDOG TIMER

When RST and $\overline{\text{RST}}$ become inactive (normal CPU operation), the watchdog timer starts timing out, using the time set by TD. RST and $\overline{\text{RST}}$ are forced active when $\overline{\text{ST}}$ is not stimulated for this predetermined time. TD sets the time to be: 150 ms if TD is connected to ground, 600 ms if TD is not connected, or 1.2 seconds with TD connected to VCC. RST and $\overline{\text{RST}}$ are driven active for 250 ms (minimum) if no high-to-low transition occurs on the $\overline{\text{ST}}$ input pin before time out. Microprocessor address signals, data signals, control signals, and output port bits can be used for the $\overline{\text{ST}}$ input pin. These signals cause the watchdog timer to be reset prior to time out indicating normal function of the microprocessor (see Figure 2).

PUSHBUTTON RESET CONTROL

$\overline{\text{PBRST}}$ is normally connected to a reset pushbutton (see Figure 1). This active low signal is debounced and timed to generate signals of 250 ms (minimum) for RST and $\overline{\text{RST}}$. The delay begins when $\overline{\text{PBRST}}$ is released from the low state. $\overline{\text{PBRST}}$ has an internal 100 k Ω pull-up resistor.




Figure 1. Pushbutton Reset




Figure 2. Watchdog Timer



T-65-13
CS1232

PUSH BUTTON RESET INPUT	$\overline{\text{PBRST}}$	1	8	V_{cc}	+5 VOLT POWER
TIME DELAY SET	TD	2	7	$\overline{\text{ST}}$	STROBE INPUT
SELECTS V_{cc} DETECT LEVEL	TOL	3	6	$\overline{\text{RST}}$	RESET OUTPUT (Active Low, Open Drain)
GROUND	GND	4	5	RST	RESET OUTPUT (Active High)

NO CONNECTION	NC	1	16	NC	NO CONNECT
PUSH BUTTON RESET INPUT	$\overline{\text{PBRST}}$	2	15	V_{cc}	+5 VOLT POWER
NO CONNECT	NC	3	14	NC	NO CONNECTION
TIME DELAY SET	TD	4	13	$\overline{\text{ST}}$	STROBE INPUT
NO CONNECT	NC	5	12	NC	NO CONNECT
SELECTS V_{cc} DETECT LEVEL	TOL	6	11	$\overline{\text{RST}}$	RESET OUTPUT (Active Low, Open Drain)
NO CONNECT	NC	7	10	NC	NO CONNECT
GROUND	GND	8	9	RST	RESET OUTPUT (Active High)