

Description

The μPD424258 is a static-column dynamic RAM organized as 262,144 words by 4 bits and designed to operate from a single +5-volt power supply. Advanced polycide technology using trench capacitors minimizes silicon area and provides high storage cell capacity, high performance, and high reliability. A single-transistor dynamic storage cell and advanced CMOS circuitry throughout ensure minimum power dissipation, while an on-chip circuit generates the negative-voltage substrate bias—automatically and transparently.

The three-state I/O pins are controlled by \overline{CS} independent of \overline{RAS} . After a valid read or read-modify-write cycle, data is held on the outputs by maintaining \overline{CS} low. The data outputs are returned to high impedance by returning \overline{CS} high. Static-column read and write cycles can be executed by switching the column address inputs.


Refreshing may be accomplished by means of a \overline{CS} before \overline{RAS} cycle that internally generates the refresh address. Refreshing may also be accomplished by means of \overline{RAS} -only refresh cycles or by normal read and write cycles on the 512 address combinations of A_0 through A_8 during an 8-ms refresh period.

Features


- 262,144-word by 4-bit organization
- Single +5-volt $\pm 10\%$ power supply
- Static-column option
- Low power dissipation
- \overline{CS} before \overline{RAS} internal refreshing
- Multiplexed address inputs
- On-chip substrate bias generator
- Nonlatched, three-state I/O
- Low input capacitance
- TTL-compatible inputs and outputs
- 512 refresh cycles every 8 ms
- High-density 20-pin plastic DIP, 26/20-pin plastic SOJ, or 20-pin plastic ZIP packaging

Pin Configurations


20-Pin Plastic DIP




26/20-Pin Plastic SOJ



20-Pin Plastic ZIP



Block Diagram



831H-6305B

Ordering Information

Part Number	RAS Access Time (max)	R/W Cycle Time (max)	Static-Column Access (max)	Package
μPD424258C-60	60 ns	120 ns	35 ns	20-pin plastic DIP
C-70	70 ns	130 ns	40 ns	
C-80	80 ns	160 ns	50 ns	
C-10	100 ns	190 ns	60 ns	
μPD424258LA-60	60 ns	120 ns	35 ns	26/20-pin plastic SOJ
LA-70	70 ns	130 ns	40 ns	
LA-80	80 ns	160 ns	50 ns	
LA-10	100 ns	190 ns	60 ns	
μPD424258V-60	60 ns	120 ns	35 ns	20-pin plastic ZIP
V-70	70 ns	130 ns	40 ns	
V-80	80 ns	160 ns	50 ns	
V-10	100 ns	190 ns	60 ns	

Pin Identification

Name	Function
A ₀ - A ₈	Address inputs
I/O ₁ - I/O ₄	Data inputs/outputs
RAS	Row address strobe
CS	Chip select
WE	Write enable
OE	Output enable
GND	Ground
V _{CC}	+5-volt power supply
NC	No connection

Absolute Maximum Ratings

Voltage on any pin relative to GND, V _T	-1.0 to +7.0 V
Operating temperature, T _{OPR}	0 to +70°C
Storage temperature, T _{STG}	-55 to +125°C
Short-circuit output current, I _{OS}	50 mA
Power dissipation, P _D	1.0 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

DC Characteristics

T_A = 0 to +70 °C; V_{CC} = +5.0 V ±10%

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Standby current	I _{CC2}			2.0	mA	RAS = CS = V _{IH}
				1.0	mA	RAS = CS ≥ V _{CC} - 0.2
Input leakage current	I _{I(L)}	-10		10	μA	V _{IN} = 0 V to V _{CC} ; all other pins not under test = 0 V
Output leakage current	I _{O(L)}	-10		10	μA	D _{OUT} disabled; V _{OUT} = 0 V to V _{CC}
Output voltage, low	V _{OL}			0.4	V	I _{OL} = 4.2 mA
Output voltage, high	V _{OH}	2.4			V	I _{OH} = -5 mA

Capacitance

T_A = 25°C; f = 1 MHz

Parameter	Symbol	Max	Unit	Pins Under Test
Input capacitance	C _{I1}	5	pF	Address
	C _{I2}	7	pF	RAS, CS, WE, OE
Input/output capacitance	C _{I0}	7	pF	I/O ₁ - I/O ₄

Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Input voltage, high	V _{IH}	2.4		V _{CC} + 1.0	V
Input voltage, low	V _{IL}	-1.0		0.8	V
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Ambient temperature	T _A	0		70	°C

AC Characteristics

$T_A = 0$ to $+70^\circ\text{C}$; $V_{CC} = +5.0\text{ V} \pm 10\%$

Parameter	Symbol	-60		-70		-80		-10		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max	Min	Max		
Operating current, average	I_{CC1}		90		80		70		60	mA	$\overline{\text{RAS}}$, $\overline{\text{CS}}$ cycling; $t_{RC} = t_{RC \text{ min}}$ (Note 5)
Operating current, $\overline{\text{RAS}}$ -only refresh cycle, average	I_{CC3}		90		80		70		60	mA	$\overline{\text{RAS}}$ cycling; $\overline{\text{CS}} = V_{IH}$; $t_{RC} = t_{RC \text{ min}}$ (Note 5)
Static-column operating current, average	I_{CC4}		80		70		60		50	mA	$\overline{\text{RAS}} = \overline{\text{CS}} = V_{IL}$; addresses cycling; $t_{RSC} = t_{RSC \text{ min}}$ or $t_{WSC} = t_{WSC \text{ min}}$ (Note 5)
Operating current, $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ refresh cycle, average	I_{CC5}		90		80		70		60	mA	$\overline{\text{RAS}}$ cycling; $\overline{\text{CS}}$ before $\overline{\text{RAS}}$; $t_{RC} = t_{RC \text{ min}}$ (Note 5)
Access time from column address	t_{AA}		30		35		45		50	ns	(Notes 7, 10)
Column address hold time referenced to $\overline{\text{RAS}}$ (rising edge)	t_{AH}	15		15		15		15		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	t_{AR}	N/A		N/A		80		100		ns	(Note 18)
Column address setup time	t_{ASC}	0		0		0		0		ns	
Row address setup time	t_{ASR}	0		0		0		0		ns	
Column address to $\overline{\text{WE}}$ delay time	t_{AWD}	50		55		70		80		ns	(Note 17)
Column address hold time referenced to $\overline{\text{RAS}}$ (write cycle)	t_{AWR}	N/A		N/A		60		60		ns	
Access time from $\overline{\text{CS}}$ (falling edge)	t_{CAC}		20		20		20		25	ns	(Notes 7, 9, 10)
Column address hold time	t_{CAH}	15		17		20		20		ns	
$\overline{\text{CS}}$ hold time for $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ refresh cycle	t_{CHR}	15		15		15		20		ns	
$\overline{\text{CS}}$ precharge time, static-column cycle	t_{CP}	10		10		10		10		ns	
$\overline{\text{CS}}$ to $\overline{\text{RAS}}$ precharge time	t_{CRP}	10		10		10		10		ns	(Note 13)
$\overline{\text{CS}}$ pulse width	t_{CS}	20	100,000	20	100,000	20	100,000	25	100,000	ns	
$\overline{\text{CS}}$ hold time	t_{CSH}	60		70		80		100		ns	
$\overline{\text{CS}}$ setup time for $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ refresh cycle	t_{CSR}	10		10		10		10		ns	
$\overline{\text{CS}}$ to $\overline{\text{WE}}$ delay	t_{CWD}	40		40		45		55		ns	(Note 17)
Write command to $\overline{\text{CS}}$ lead time	t_{CWL}	15		15		20		20		ns	

AC Characteristics (cont)

Parameter	Symbol	-60		-70		-80		-10		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max	Min	Max		
Data-in hold time	t_{DH}	15		15		20		20		ns	(Note 16)
Data-in hold time referenced to RAS	t_{DHR}	N/A		N/A		60		70		ns	(Note 18)
Data-in setup time	t_{DS}	0		0		0		0		ns	(Note 16)
Access time from \overline{OE}	t_{OEA}		20		20		20		25	ns	(Note 7)
\overline{OE} data delay time	t_{OED}	15		15		20		25		ns	
\overline{OE} command hold time	t_{OEH}	0		0		0		0		ns	
\overline{OE} to RAS inactive setup time	t_{OES}	0		0		0		0		ns	
Output turnoff delay from \overline{OE}	t_{OEZ}		15		15		20		25	ns	(Note 11)
Output buffer turnoff delay	t_{OFF}	0	15	0	15	0	20	0	25	ns	(Note 11)
Output hold time from address	t_{OH}	5		5		5		5		ns	
Output enable time from \overline{WE}	t_{OW}		25		25		25		30	ns	(Note 7)
Access time from previous \overline{WE} (falling edge)	t_{PWA}		60		70		90		110	ns	(Notes 7, 19)
Column address hold time from previous \overline{WE} (falling edge)	t_{PWH}	60		70		90		110		ns	
Access time from \overline{RAS}	t_{RAC}		60		70		80		100	ns	(Notes 7, 8)
\overline{RAS} to column address delay time	t_{RAD}	15	30	15	35	17	35	17	50	ns	(Note 10)
Row address hold time	t_{RAH}	10		10		12		12		ns	
Column address lead time referenced to RAS (rising edge)	t_{RAL}	30		35		45		50		ns	
\overline{RAS} pulse width	t_{RAS}	60	10,000	70	10,000	80	10,000	100	10,000	ns	
\overline{RAS} pulse width, static-column cycle	t_{RASC}	60	100,000	70	100,000	80	100,000	100	100,000	ns	
Random read or write cycle time	t_{RC}	120		130		160		190		ns	(Note 6)
\overline{RAS} to \overline{CS} delay time	t_{RCD}	20	40	20	50	25	60	25	75	ns	(Note 12)
Read command hold time referenced to \overline{CS}	t_{RCH}	0		0		0		0		ns	(Note 14)
Read command setup time	t_{RCS}	0		0		0		0		ns	
Refresh period	t_{REF}		8		8		8		8	ms	Addresses $A_0 - A_8$
\overline{RAS} precharge time	t_{RP}	50		50		70		80		ns	
\overline{RAS} precharge \overline{CS} hold time	t_{RPC}	10		10		0		0		ns	
Read command hold time referenced to RAS	t_{RRH}	10		10		10		10		ns	(Note 14)
Static-column read cycle time	t_{RSC}	35		40		50		60		ns	(Note 6)

AC Characteristics (cont)


Parameter	Symbol	-60		-70		-80		-10		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max	Min	Max		
RAS hold time	t _{RSH}	20		20		20		25		ns	
RAS to second WE delay	t _{RSW}	75		85		95		115		ns	
Read-write cycle time	t _{RWC}	165		175		215		255		ns	(Note 6)
RAS to WE delay	t _{RWD}	80		90		105		130		ns	(Note 17)
Write command to RAS lead time	t _{RWL}	20		20		25		30		ns	
Static-column read-write cycle time	t _{RWSC}	85		95		120		145		ns	(Note 6)
Rise and fall transition time	t _T	3	50	3	50	3	50	3	50	ns	(Note 4)
Previous WE (falling edge) to column address delay time	t _{WAD}	20	30	22	35	20	45	25	55	ns	(Note 19)
Write command hold time	t _{WCH}	15		15		15		20		ns	
Write command hold time referenced to RAS	t _{WCR}	N/A		N/A		55		70		ns	(Note 18)
Write command setup time	t _{WCS}	0		0		0		0		ns	(Note 17)
Write invalid time	t _{WI}	10		10		10		10		ns	
Write command pulse width	t _{WP}	15		15		15		20		ns	(Note 15)
Static-column write cycle time	t _{WSC}	35		40		50		60		ns	(Note 6)

Notes:

- (1) All voltages are referenced to GND.
- (2) An initial pause of 100 μs is required after power-up, followed by any eight RAS cycles, before proper device operation is achieved.
- (3) AC measurements assume t_T = 5 ns.
- (4) V_{IH} (min) and V_{IL} (max) are reference levels for measuring the timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
- (5) I_{CC1}, I_{CC3}, I_{CC4}, and I_{CC5} depend on output loading and cycle rates. Specified values are obtained with the output open. I_{CC3} is measured assuming that all column address inputs are held at either a high level or a low level during RAS-only refresh cycles. I_{CC4} is measured assuming that all column address inputs are switched only once during each fast-page cycle.
- (6) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range (T_A = 0 to +70°C) is assured.
- (7) Load = 2 TTL (-1 mA, +4 mA) loads and 100 pF (V_{OH} = 2.0 V, V_{OL} = 0.8 V).
- (8) Assumes that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value in this table, t_{RAC} increases by the amount that t_{RCD} or t_{RAD} exceeds the value shown.
- (9) Assumes that t_{RCD} ≥ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max).
- (10) If t_{RAD} ≥ t_{RAD} (max), then the access time is defined by t_{AA}.
- (11) t_{OFF} (max) defines the time at which the output achieves the open-circuit condition and is not referenced to V_{OH} or V_{OL}.
- (12) Operation within the t_{RCD} (max) limit assures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than t_{RCD} (max), then access time is controlled exclusively by t_{CAC}, t_{AA} or t_{OEA}.
- (13) The t_{CRP} requirement should be applicable for RAS/CS cycles preceded by any cycle.
- (14) Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- (15) Parameter t_{WP} is applicable for a delayed write cycle such as a read-write/read-modify-write cycle. For early write operation, both t_{WCS} and t_{WCH} must be met.
- (16) These parameters are referenced to the falling edge of CS for early write cycles and to the falling edge of WE for delayed write or read-modify-write cycles.
- (17) t_{WCS}, t_{RWD}, t_{CWD}, and t_{AWD} are restrictive operating parameters in read-write/read-modify-write cycles only. If t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data output will remain open-circuit throughout the entire cycle. If t_{CWD} ≥ t_{CWD} (min), t_{RWD} ≥ t_{RWD} (min), and t_{AWD} ≥ t_{AWD} (min), the cycle is a read-write cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the condition of the data output pin (at access time and until CS returns to V_{IH}) is indeterminate.
- (18) This parameter is not needed for the μPD421000-60 and μPD421000-70.
- (19) If t_{WAD} ≤ t_{WAD} (max), then access time is defined by t_{PWA}.


Timing Waveforms

Read Cycle



Timing Waveforms (cont)


Early Write Cycle



83YL-7137B


Timing Waveforms (cont)

Late Write Cycle



Timing Waveforms (cont)


Read-Modify-Write Cycle




83YL-7139B

Timing Waveforms (cont)

RAS-Only Refresh Cycle




CS Before RAS Refresh Cycle




Timing Waveforms (cont)

Hidden Refresh Cycle




Timing Waveforms (cont)

Static-Column Read Cycle



Timing Waveforms (cont)

Static-Column Early Write Cycle



Timing Waveforms (cont)

Static-Column Read-Modify-Write Cycle

