


### 4-Bit Parallel/Serial-In/Parallel-Out Shift Register

The LS195 is a bipolar, NPN, sealed-junction, silicon integrated circuit. It is manufactured in low-power Schottky technology and is available in a wire-bonded, 16-pin plastic DIP or surface mount package. This device is a universal shift register allowing serial, parallel, serial-to-parallel, or parallel-to-serial data transfers at very high speeds.




### Truth Table

			Inputs						Outputs				
Clear	Shift/Load	Clock	Serial		Parallel				QA	QB	QC	QD	$\bar{Q}_D$
			J	$\bar{K}$	A	B	C	D					
L	X	X	X	X	X	X	X	X	L	L	L	L	H
H	L	↑	X	X	a	b	c	d	a	b	c	d	$\bar{d}$
H	H	L	X	X	X	X	X	X	QA0	QB0	QC0	QD0	$\bar{Q}_{D0}$
H	H	↑	L	H	X	X	X	X	QA0	QA0	QBn	QCn	$\bar{Q}_{Cn}$
H	H	↑	L	L	X	X	X	X	L	QAn	QBn	QCn	$\bar{Q}_{Cn}$
H	H	↑	H	H	X	X	X	X	H	QAn	QBn	QCn	$\bar{Q}_{Cn}$
H	H	↑	H	H	X	X	X	X	$\bar{Q}_{An}$	QAn	QBn	QCn	$\bar{Q}_{Cn}$

- H = High level (steady state)
- L = Low level (steady state)
- X = Irrelevant (any input, including transitions)
- ↑ = Transition from low to high level
- a, b, c, d = The level of steady-state at inputs A, B, C, or D, respectively
- QA0, QB0, QC0, QD0 = The level of QA, QB, QC, or QD, respectively, before the indicated steady-state input conditions were established
- QAn, QBn, QCn = The level of QA, QB, or QC, respectively, before the most recent transition of the clock

Logic Diagram



Electrical Characteristics

VCC = 5.0 ±0.5 V, TA = -55 to +125°C (WA-LS)  
 VCC = 5.0 ±0.25 V, TA = 0 to 70°C (WP90350L4)  
 VCC = 5.0 ±0.5 V, TA = -40 to +85°C (WA-LSD)

Parameter	Symbol	WA-LS		WP, WA-LSD		Units
		Min	Max	Min	Max	
Output Voltage, VCC = 4.5 V (WA-LS), 4.75 V (WP, WA-LSD)						
Low, IOL = 4.0 mA	VOL	—	0.4	—	0.4	V
IOL = 8.0 mA	VOL	—	0.5	—	0.5	V
High, IOH = -0.4 mA	VOH	2.5	—	2.7	—	V
Input Voltage, VCC = 4.5 V (WA-LS), 4.75 V (WP, WA-LSD)						
Low	VIL	—	0.7	—	0.8*	V
High	VIH	2.0	7.5	2.0	5.5	V
Clamp, IIN = -18.0 mA	VIK	—	-1.5	—	-1.5	V
Input Current, VCC = 5.5 V (WA-LS), 5.25 V (WP, WA-LSD)						
Low, VIL = 0.4 V	IIL	—	-0.4	—	-0.4	mA
High, VIH = 2.7 V	IiH	—	20.0	—	20.0	µA
@ Vi max, Vi = 7.0 V (WA-LS), 5.5 V (WP, WA-LSD)	Ii	—	0.1	—	0.1	mA
Output Current, VCC = 5.5 V (WA-LS), 5.25 V (WP, WA-LSD)						
Short-Circuit	Ios	-20.0	-100.0	-20.0	-100.0	mA
Supply Current,** VCC = 5.5 V (WA-LS), 5.25 V (WP, WA-LSD)	ICC	—	21.0	—	21.0	mA

\* WA-LSD: VIL = 0.7 V

\*\* ICC is measured with J, K̄, and all data inputs high, shift/load low; apply momentary ground, then high to clear lead, followed by momentary ground, then high to clock lead.

## Timing Characteristics

VCC = 5.0 V, TA = 25°C, CL = 15 pF

Parameter	Symbol	WA-LS		WP, WA-LSD		Units
		Min	Max	Min	Max	
Propagation Delay Clear-to-Output High-to-Low	t <sub>PHL</sub>	—	30.0	—	30.0	ns
Clock-to-Output Low-to-High High-to-Low	t <sub>PLH</sub> t <sub>PHL</sub>	— —	22.0 26.0	— —	22.0 26.0	ns ns
Operating Conditions						
Width of Clock Pulse	t <sub>w</sub>	16.0	—	16.0	—	ns
Width of Clear Pulse	t <sub>w</sub>	12.0	—	12.0	—	ns
Setup Time						
Shift/Load, Low	t <sub>DSL</sub>	25.0	—	25.0	—	ns
High	t <sub>DSH</sub>	25.0	—	25.0	—	ns
Data-to-Clock, Low	t <sub>DSL</sub>	15.0	—	15.0	—	ns
High	t <sub>DSH</sub>	15.0	—	15.0	—	ns
Clear Inactive State, Low	t <sub>DSL</sub>	25.0	—	25.0	—	ns
High	t <sub>DSH</sub>	25.0	—	25.0	—	ns
Hold Time						
Data-to-Clock, Low	t <sub>DHL</sub>	0	—	0	—	ns
High	t <sub>DHH</sub>	0	—	0	—	ns
Shift/Load, Low	t <sub>DHL</sub>	0	—	0	—	ns
High	t <sub>DHH</sub>	0	—	0	—	ns
Release Time	t <sub>CL</sub>	—	10.0	—	10.0	ns
Maximum Clock Frequency	f <sub>max</sub>	30.0	—	30.0	—	MHz

## Maximum Ratings

Power supply voltage (VCC)	7.0 V
Operating temperature (TA)	WA-LS: -55 to +125°C WP90350L4: 0 to 70°C WA-LSD: -40 to +85°C
Storage temperature (T <sub>stg</sub> )	-65 to +150°C

Maximum ratings are defined as the limiting conditions that the user can apply to the device under all variations of circuit and environmental conditions. If any rating is exceeded, permanent damage to the device may result.

Bonding or soldering of the external leads of this device can be performed safely at temperatures up to 300°C.

Timing Diagrams




Figure 1. Clock and Output Waveforms






Figure 2. Shift/Load, Set-Up, Hold Time, Parallel Data, and Serial Data Waveforms



CONDITIONS :  $\overline{\text{SHIFT}} / \overline{\text{LOAD}} = L$   
 $A = B = C = D = H$

Figure 3. Clear, Clock, and Output Waveforms



CONDITIONS :  $\overline{\text{CLEAR}} = H$

Figure 4. Shift/Load, Clock, and Output Waveforms