

OKI Semiconductor

MSM514280/SL

262,144-Word × 18-Bit DYNAMIC RAM : FAST PAGE MODE TYPE

DESCRIPTION

The MSM514280/SL is a new generation Dynamic RAM organized as 262,144-word × 18-bit configuration.

The technology used to fabricate the MSM514280/SL is OKI's CMOS silicon gate process technology. The device operates at a single 5V power supply. Its I/O pins are TTL compatible.


FEATURES

- Silicon gate, quadruple polysilicon CMOS, 1 transistor memory cell
- 262,144-word × 18-bit organization
- Single 5V power supply, ±10% tolerance
- Input: TTL compatible
- Output: TTL compatible, tristate
- Refresh: 512 cycles/8ms, 512 cycles/128ms (SL version)
- Fast page mode, read modify write capability
- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, Hidden refresh, $\overline{\text{RAS}}$ only refresh capability
- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self-refresh capability (SL version)
- Package :
 - 40-Pin 400mil Plastic SOJ (SOJ40-P-400)
 - 40-Pin 475mil Plastic ZIP (ZIP40-P-475)

PRODUCT FAMILY

Family	Access Time (Max.)				Cycle Time (Min.)	Power Dissipation	
	t _{RAC}	t _{AA}	t _{CAC}	t _{OEA}		Operating (Max.)	Standby (Max.)
MSM514280/SL-70	70ns	35ns	20ns	20ns	130ns	935mW	5.5mW
MSM514280/SL-80	80ns	40ns	20ns	20ns	150ns	825mW	1.1mW (SL version)
MSM514280/SL-10	100ns	50ns	25ns	25ns	180ns	715mW	


PIN CONFIGURATION (TOP VIEW)



Pin Name	Function
A0 - A8	Address Input
RAS	Row Address Strobe
LCAS	Lower Byte Column Address Strobe
UCAS	Upper Byte Column Address Strobe
DQ1 - DQ18	Data - Input / Data - Output
OE	Output Enable
WE	Write Enable
V _{CC}	Power Supply (5V)
V _{SS}	Ground (0V)
NC	No Connection

Note: Same power supply voltage must be provided to every V_{CC} pin, and same GND voltage level must be provided to every V_{SS} pin.

FUNCTIONAL BLOCK DIAGRAM



FUNCTIONAL TABLE

Input Pin					DQ Pin		Functional Mode
RAS	LCAS	UCAS	WE	OE	DQ1 - DQ9	DQ10 - DQ18	
H	*	*	*	*	High-Z	High-Z	Standby
L	H	H	*	*	High-Z	High-Z	Refresh
L	L	H	H	L	D _{OUT}	High-Z	Lower Byte Read
L	H	L	H	L	High-Z	D _{OUT}	Upper Byte Read
L	L	L	H	L	D _{OUT}	D _{OUT}	Word Read
L	L	H	L	H	D _{IN}	Don't Care	Lower Byte Write
L	H	L	L	H	Don't Care	D _{IN}	Upper Byte Write
L	L	L	L	H	D _{IN}	D _{IN}	Word Write
L	L	L	H	H	High-Z	High-Z	—

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	-1.0 to 7.0	V
Short Circuit Output Current	I _{OS}	50	mA
Power Dissipation	P _D *	1	W
Operating Temperature	T _{opr}	0 to 70	°C
Storage Temperature	T _{stg}	-55 to 150	°C

*: T_a = 25°C

Recommended Operating Conditions

(T_a = 0 to 70°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Power Supply Voltage	V _{CC}	4.5	5.0	5.5	V
	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.4	—	6.5	V
Input Low Voltage	V _{IL}	-1.0	—	0.8	V

Capacitance

(V_{CC} = 5V ± 10%, T_a = 25°C, f = 1MHz)

Parameter	Symbol	Typ.	Max.	Unit
Input Capacitance (A0 - A8)	C _{IN1}	—	7	pF
Input Capacitance (<u>RAS</u> , <u>LCAS</u> , <u>UCAS</u> , <u>WE</u> , <u>OE</u>)	C _{IN2}	—	7	pF
Output Capacitance (DQ1 - DQ18)	C _{I/O}	—	10	pF

DC Characteristics

 $(V_{CC} = 5V \pm 10\%, T_a = 0 \text{ to } 70^\circ\text{C})$

Parameter	Symbol	Condition	MSM514280 /SL-70		MSM514280 /SL-80		MSM514280 /SL-10		Unit	Note
			Min.	Max.	Min.	Max.	Min.	Max.		
Output High Voltage	V_{OH}	$I_{OH} = -5.0\text{mA}$	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	
Output Low Voltage	V_{OL}	$I_{OL} = 4.2\text{mA}$	0	0.4	0	0.4	0	0.4	V	
Input Leakage Current	I_{LI}	$0V \leq V_i \leq 6.5V$; All other pins not under test = $0V$	-10	10	-10	10	-10	10	μA	
Output Leakage Current	I_{LO}	DQ _i Disable $0V \leq V_o \leq 5.5V$	-10	10	-10	10	-10	10	μA	
Average Power Supply Current (Operating)	I_{CC1}	$\overline{\text{RAS}}, \overline{\text{CAS}}$ cycling $t_{RC} = \text{Min.}$	—	170	—	150	—	130	mA	1, 2
Power Supply Current (Standby)	I_{CC2}	$\overline{\text{RAS}}, \overline{\text{CAS}} = V_{IH}$	—	2	—	2	—	2	mA	1
		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{CC} - 0.2V$	—	1	—	1	—	1	μA	1, 5
			—	200	—	200	—	200	μA	
Average Power Supply Current (RAS Only Refresh)	I_{CC3}	$\overline{\text{RAS}} = \text{cycling}$ $\overline{\text{CAS}} = V_{IH}$ $t_{RC} = \text{Min.}$	—	170	—	150	—	130	mA	1, 2
Power Supply Current (Standby)	I_{CC5}	$\overline{\text{RAS}} = V_{IH}$ $\overline{\text{CAS}} = V_{IL}$ Dout = Enable	—	5	—	5	—	5	mA	1
Average power Supply Current (CAS Before RAS Refresh)	I_{CC6}	$\overline{\text{RAS}} = \text{cycling}$ $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$	—	170	—	150	—	130	mA	1, 2
Average Power Supply Current (Fast Page Mode)	I_{CC7}	$\overline{\text{RAS}} = V_{IL}$ $\overline{\text{CAS}}$ cycling $t_{PC} = \text{Min.}$	—	140	—	130	—	120	mA	1, 3
Average Power Supply Current (Battery Backup)	I_{CC10}	$t_{RC} = 125\mu\text{s}$ $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ $t_{RAS} \leq 1\mu\text{s}$	—	300	—	300	—	300	μA	1, 2, 4, 5
Average Power Supply Current (CAS Before RAS Self-refresh)	I_{CC8}	$\overline{\text{RAS}} \leq 0.2V$ $\overline{\text{CAS}} \leq 0.2V$	—	200	—	200	—	200	μA	1, 5

- Notes:
- Specified values are obtained with the output open.
 - Address can be changed once or less while $\overline{\text{RAS}} = V_{IL}$.
 - Address can be changed once or less while $\overline{\text{CAS}} = V_{IH}$.
 - $V_{CC} - 0.2V \leq V_{IH} \leq 6.5V, -1.0V \leq V_{IL} \leq 0.2V$.
 - SL version.

AC Characteristics (1/2)

(V_{CC} = 5V ± 10%, T_a = 0 to 70°C) Note 1, 2, 3

Parameter	Symbol	MSM 514280/SL-70		MSM 514280/SL-80		MSM 514280/SL-10		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
Random Read or write Cycle Time	t _{RC}	130	—	150	—	180	—	ns	
Read Modify Write Cycle Time	t _{RMW}	180	—	200	—	240	—	ns	
Fast Page Mode Cycle Time	t _{PC}	45	—	50	—	60	—	ns	
Fast Page Mode Read Modify Write Cycle Time	t _{PRMW}	95	—	100	—	120	—	ns	
Access Time from RAS	t _{RAC}	—	70	—	80	—	100	ns	4, 5, 6
Access Time from CAS	t _{CAC}	—	20	—	20	—	25	ns	4, 5
Access Time from Column Address	t _{AA}	—	35	—	40	—	50	ns	4, 6
Access Time from OE	t _{OEA}	—	20	—	20	—	25	ns	4
Access Time from CAS Precharge	t _{CPA}	—	40	—	45	—	55	ns	4, 12
Output Low Impedance Time from CAS	t _{CLZ}	0	—	0	—	0	—	ns	
Output Buffer Turn-off Delay Time	t _{OFF}	0	15	0	15	0	20	ns	7
OE to Data Output Buffer Turn-off Delay Time	t _{OEZ}	0	15	0	15	0	20	ns	7
Transition Time	t _T	3	50	3	50	3	50	ns	
Refresh Period	t _{REF}	—	8	—	8	—	8	ms	
Refresh Period (SL version)	t _{REF}	—	128	—	128	—	128	ms	15
RAS Precharge Time	t _{RP}	50	—	60	—	70	—	ns	
RAS Pulse Width	t _{RAS}	70	10,000	80	10,000	100	10,000	ns	
RAS Pulse Width (Fast Page Mode)	t _{RASP}	70	100,000	80	100,000	100	100,000	ns	
RAS Hold Time	t _{RSH}	20	—	20	—	25	—	ns	
RAS Hold Time Reference to OE	t _{ROH}	20	—	20	—	25	—	ns	
CAS Precharge time (Fast Page Mode)	t _{CP}	10	—	10	—	10	—	ns	14
CAS Pulse Width	t _{CAS}	20	10,000	20	10,000	25	10,000	ns	
CAS Hold Time	t _{CSH}	70	—	80	—	100	—	ns	
CAS to RAS Precharge Time	t _{CRP}	10	—	10	—	10	—	ns	12
RAS to CAS Delay Time	t _{RCD}	20	50	20	60	25	75	ns	5
RAS to Column Address Delay Time	t _{RAD}	15	35	15	40	20	50	ns	6
Row Address Set-up Time	t _{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t _{RAH}	10	—	10	—	15	—	ns	
Column Address Set-up Time	t _{ASC}	0	—	0	—	0	—	ns	11
Column Address Hold Time	t _{CAH}	15	—	15	—	20	—	ns	11
Column Address Hold Time from RAS	t _{AR}	55	—	60	—	75	—	ns	
Column Address to RAS Lead Time	t _{RAL}	35	—	40	—	50	—	ns	
Read Command Set-up Time	t _{RCS}	0	—	0	—	0	—	ns	11
Read Command Hold Time	t _{RCH}	0	—	0	—	0	—	ns	8, 11
Read Command Hold Time Reference to RAS	t _{RRH}	0	—	0	—	0	—	ns	8

AC Characteristics (2/2)


(V_{CC} = 5V ± 10%, T_a = 0 to 70°C) Note 1, 2, 3

Parameter	Symbol	MSM 514280/SL-70		MSM 514280/SL-80		MSM 514280/SL-10		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
Write Command Set-up Time	t _{WCS}	0	—	0	—	0	—	ns	9, 11
Write Command Hold Time	t _{WCH}	15	—	15	—	20	—	ns	11
Write Command Pulse Width	t _{WP}	15	—	15	—	20	—	ns	
Write Command Hold Time from $\overline{\text{RAS}}$	t _{WCR}	55	—	60	—	75	—	ns	
$\overline{\text{OE}}$ Command Hold Time	t _{OEH}	20	—	20	—	25	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t _{CWL}	20	—	20	—	25	—	ns	13
Write Command to $\overline{\text{RAS}}$ Lead Time	t _{RWL}	20	—	20	—	25	—	ns	
Data-in Set-up Time	t _{DS}	0	—	0	—	0	—	ns	10, 11
Data-in Hold Time	t _{DH}	15	—	15	—	20	—	ns	10, 11
Data-in Hold Time from $\overline{\text{RAS}}$	t _{DHR}	55	—	60	—	75	—	ns	
$\overline{\text{OE}}$ to Data-in Delay Time	t _{OEED}	15	—	15	—	20	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{CWD}	45	—	45	—	55	—	ns	9
Column Address to $\overline{\text{WE}}$ Delay Time	t _{AWD}	60	—	65	—	80	—	ns	9
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{RWD}	95	—	105	—	130	—	ns	9
$\overline{\text{CAS}}$ Active Delay Time from $\overline{\text{RAS}}$ Precharge	t _{RPC}	10	—	10	—	10	—	ns	11
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Set-up Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$)	t _{CSR}	10	—	10	—	10	—	ns	11
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$)	t _{CHR}	15	—	15	—	20	—	ns	12
$\overline{\text{CAS}}$ Precharge Time (Refresh Counter Test)	t _{CPT}	40	—	40	—	50	—	ns	14
$\overline{\text{CAS}}$ Precharge Time	t _{CPN}	10	—	10	—	10	—	ns	14
$\overline{\text{RAS}}$ Pulse Width ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self-refresh)	t _{RASS}	100	—	100	—	100	—	μs	15
$\overline{\text{RAS}}$ Precharge Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self-refresh)	t _{RPS}	130	—	150	—	180	—	ns	15
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self-refresh)	t _{CHS}	-50	—	-60	—	-70	—	ns	15


- Notes:
1. An initial pause of 200 μ s is required after power-up followed by any 8 $\overline{\text{RAS}}$ cycles (Example: $\overline{\text{RAS}}$ only refresh) before proper device operation is achieved.
 2. The AC characteristics assume $t_T = 5\text{ns}$.
 3. $V_{IH}(\text{Min.})$ and $V_{IL}(\text{Max.})$ are reference levels of input signals for timing measurement. Transition times(t_T) are measured between V_{IH} and V_{IL} .
 4. Measured with a load circuit equivalent to 2 TLL loads and 100pF.
 5. Operation within the $t_{\text{RCD}}(\text{Max.})$ limit insures that $t_{\text{RAC}}(\text{Max.})$ can be met. $t_{\text{RCD}}(\text{Max.})$ is specified as a reference point only: if t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{Max.})$ limit, then access time is controlled exclusively by t_{CAC} .
 6. Operation within the $t_{\text{RAD}}(\text{Max.})$ limit insures that $t_{\text{RAC}}(\text{Max.})$ can be met. $t_{\text{RAD}}(\text{Max.})$ is specified as a reference point only: if t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{Max.})$ limit, then access time is controlled exclusively by t_{AA} .
 7. $t_{\text{OFF}}(\text{Max.})$ and $t_{\text{OEZ}}(\text{Max.})$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
 8. Either t_{RRH} and t_{RCH} must be satisfied for a read cycle.
 9. $t_{\text{WCS}}, t_{\text{CWD}}, t_{\text{RWD}}$ and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{Min.})$, the cycle as an early write cycle and data out will remain open circuit (high impedance) throughout the entire cycle: if $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{Min.})$, $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{Min.})$ and $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{Min.})$, the cycle is read modify write cycle and data out will contain data read from the selected cell: if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 10. These parameters are referenced to $\overline{\text{UCAS}}, \overline{\text{LCAS}}$ leading edge in an early write cycle and to $\overline{\text{WE}}$ leading edge in a $\overline{\text{OE}}$ control write cycle or a read modify write cycle.
 11. $t_{\text{ASC}}, t_{\text{CAH}}, t_{\text{RCS}}, t_{\text{RCH}}, t_{\text{WCS}}, t_{\text{DS}}, t_{\text{DH}}, t_{\text{CSR}}$ and t_{RPC} are determined by the earlier falling edge of $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$.
 12. $t_{\text{CRP}}, t_{\text{CHR}}$ and t_{CPA} are determined by the later rising edge of $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$.
 13. t_{CWL} should be satisfied by both $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$.
 14. $t_{\text{CPN}}, t_{\text{CP}}$ and t_{CPT} are determined by the time that both $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$ are high.
 15. SL version.

TIMING WAVEFORM


Read Cycle




Write Cycle (Early Write)




Write Cycle (\overline{OE} Control Write)




Read Modify Write Cycle




Fast Page Mode Read Cycle




Fast Page Mode Write Cycle (Early Write)




CAS Before RAS Auto Refresh Cycle




Hidden Refresh Read Cycle



Hidden Refresh Write Cycle



CAS Before RAS Self-refresh Cycle



CAS Before RAS Refresh Counter Test Cycle

