

SP1650 (HIGH Z)
SP1651 (LOW Z)
DUAL A/D COMPARATOR




Fig. 1 Logic diagram

FEATURES

- $P_D = 330\text{mW typ/pkg (No load)}$
- $t_{pd} = 3.5\text{ns typ. (SP1650)}$
 $= 3.0\text{ns typ. (SP1651)}$
- Input Slew Rate = $350\text{ V}/\mu\text{s (SP1650)}$
 $= 500\text{ V}/\mu\text{s (SP1651)}$
- Differential Input Voltage:
 $-5.0\text{V to } +5.0\text{V } (-30^\circ\text{C to } +85^\circ\text{C})$
- Common Mode Range:
 $-3.0\text{V to } +2.5\text{V } (-30^\circ\text{C to } +85^\circ\text{C (SP1650)}$
 $-2.5\text{V to } +3.0\text{V } (-30^\circ\text{C to } +85^\circ\text{C (SP1651)}$
- Resolution: $\leq 20\text{mV } (-30^\circ\text{C to } +85^\circ\text{C})$
- Drives 50Ω lines

The SP1650 and the SP1651 are very high speed comparators utilizing differential amplifier inputs to sense analog signals above or below a reference level. An output latch provides a unique sample-hold feature. The SP1650 provides high impedance Darlington inputs, while the SP1651 is a lower impedance option, with higher input slew rate and higher speed capability.

Complementary outputs permit maximum utility for applications in high speed test equipment, frequency measurement, sample and hold, peak voltage detection, transmitters, receivers, memory translation, sense amplifiers and more.

The clock inputs (\bar{C}_a and \bar{C}_b) operate from ECL III or ECL 10,000 digital levels. When \bar{C}_a is at a logic high level, Q_a will be at a logic high level provided that $V_1 > V_2$ (V_1 is more positive than V_2). \bar{Q}_a is the logic complement of Q_a . When the clock input goes to a low logic level, the outputs are latched in their present state.

Assessment of the performance differences between the SP1650 and the SP1651 may be based upon the relative behaviour shown in Figs. 5 and 8.

TRUTH TABLE

\bar{C}	V_1, V_2	Q_{n+1}	\bar{Q}_{n+1}
H	$V_1 > V_2$	H	L
H	$V_1 < V_2$	L	H
L	ϕ, ϕ	Q_n	\bar{Q}_n

$\phi = \text{Don't Care}$




Fig. 2 Circuit diagram

ELECTRICAL CHARACTERISTICS

This ECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink or a transverse air flow greater than 500 linear fpm should be maintained while the circuit is either in a test socket or mounted on a printed circuit board. Test procedures are shown for selected inputs and selected outputs. The other inputs and outputs are tested in a similar manner. Outputs are tested with a 50-ohm resistor to -2.0 Vdc.

Characteristic	Pin Under Test	SP1650/SP1651 Test Limits (1)										TEST VOLTAGE APPLIED TO PINS LISTED BELOW										Grnd			
		-30°C		+25°C		+85°C		Unit	VA1		VA2		VA3		VA4		VA5		VA6		VCC		VEE		
		Min	Max	Min	Max	Min	Max		VILmin	VILmax	VILmin	VILmax	VILmin	VILmax	VILmin	VILmax	VILmin	VILmax	VILmin	VILmax	VILmin		VILmax	VILmin	VILmax
Power Supply Drain Current																									
Positive	ICC	7,10				25*	mAdc		6,12																
Negative	ICC	8				55*	mAdc	4,13	6,12																
Input Current	Iin	6				10	µAdc	4	12																
	Iin	6				40	µAdc	4	12																
Input Leakage Current	IR	6				7	µAdc	4	12																
	IR	6				10	µAdc	4	12																
Input Clock Current	IinH	4				350	µAdc	4	6,12																
	IinL	4				0.5	µAdc	4	6,12																
Logic "1" Output Voltage	VOH	2	1.045	0.875	0.960	0.810	Vdc	4,13	6,12	5,11															
	VOL	2	1.890	1.650	1.850	1.620	Vdc	4,13	6,12	5,11															
Logic "0" Output Voltage	VOL	2	1.065		0.980		Vdc	4,13	6,12	5,11															
	VOL	2	1.890		1.650		Vdc	4,13	6,12	5,11															
Logic "1" Threshold Voltage	VOLH	1					Vdc																		
	VOLH	2					Vdc																		
Logic "0" Threshold Voltage	VOLA	3					Vdc																		
	VOLA	3					Vdc																		

NOTES: (1) All data is for 1/2 SPI650 or SPI651 except data marked (*) which refers to the entire package.
 (2) These tests done in order indicated. See Figure 6.
 (3) Maximum Power Supply Voltage beyond which device life may be impaired:
 |VEE| + VCC ≤ 12 Vdc

(4) All Temperatures							
VA3	VA4	VA5	VA6	VCC	VEE	SP1650	SP1651
+3.000	+2.980	+2.500	+2.480	-2.500	-2.480	-2.800	-2.800
+2.500	+2.480	-3.000	-2.980	-2.500	-2.480	-2.800	-2.800

TEST VOLTAGE VALUES (V _{REF})																			
		VR1	VR2	VR3	V _X	V _{XX}	V _{CC}	V _{EE}											
		+2,000	See Note ④	See Note ④	+1,040	+2,000	+7,000	-3,200											
		+2,000			+1,110	+2,000	+7,000	-3,200											
		+2,000			+1,190	+2,000	+7,000	-3,200											
Characteristic	Pin Under Test	SPI1650/SPI651 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW											
		-30°C		+25°C		+85°C		VR1	VR2	VR3	V _X	V _{XX}	V _{CC}	V _{EE}	P1	P2	P3	P4	
Switching Times Propagation Delay (50% to 50%) V _I input to Output	16-2+	Min	Max	Min	Max	Min	Max	5	5	5	4	1,11,16	7,10	8	6	6	-	-	
	16-2+	2.0	5.0	2.0	5.0	2.0	5.7	-	5	5	-	-	-	-	-	6	-	-	
	16-2+	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	6	-	-
	16-3-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	6	-	-
	16-3-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	6	-	-
	16-2-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	6	-	-
	16-2-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	6	-	-
	16-3+	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	6	-	-
	16-3+	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	6	-	-
	16-3+	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	6	-	-
Clock to Output ②	14-2+	2.0	4.7	2.0	4.7	2.0	5.2	5	-	-	-	1,11,16	7,10	8	6	-	-	-	
	14-2-	-	-	-	-	-	-	6	-	-	-	-	-	-	5	-	-	-	
	14-3+	3	-	-	-	-	-	6	-	-	-	-	-	-	5	-	-	-	
Clock Enable Time ④	t _{setup}	-	-	2.5	-	-	-	5	-	-	-	1,11,16	7,10	8	6	-	-	-	
	t _{ap}	6	-	1.5	-	-	-	5	-	-	-	1,11,16	7,10	8	6	-	-	-	
Rise Time (10% to 90%)	12+	2.0	3.5	1.0	3.5	1.0	3.8	5	-	-	4	1,11,16	7,10	8	6	-	-	-	
	13+	3.0	3.5	1.0	3.5	1.0	3.8	5	-	-	4	1,11,16	7,10	8	6	-	-	-	
Fall Time (10% to 90%)	12-	2.0	3.0	1.0	3.0	1.0	3.3	5	-	-	4	1,11,16	7,10	8	6	-	-	-	
	13-	3.0	3.0	1.0	3.0	1.0	3.3	5	-	-	4	1,11,16	7,10	8	6	-	-	-	

NOTES: ① Maximum Power Supply Voltages (beyond which device life may be impaired):

$|V_{CC1}| + |V_{EE1}| = 12 \text{ Vdc}$.

② Unused clock inputs may be tied to ground


③ See Figure 10

④

All Temperatures	VR2	VR3
SPI650	+4,900	-0,400
SPI651	+4,400	-0,900

The pulse levels shown are used to check ac parameters over the full common-mode range.

V - Input to Output



TEST PULSE LEVELS

	Pulse 1		Pulse 2		Pulse 3	
	SP1650	SP1651	SP1650	SP1651	SP1650	SP1651
V_{IH}	-2.100V	-2.100V	-5.000V	-4.500V	-0.300V	-0.800V
V_R	-2.000V	-2.000V	-4.900V	-4.400V	-0.400V	-0.900V
V_{IL}	-1.900V	-1.900V	-4.800V	-4.300V	-0.500V	-1.000V




Fig. 4 Switching and propagation waveforms @ 25°C




Fig. 5 Propagation delay (t_{pd}) v. input pulse amplitude and constant overdrive




Fig. 5 (continued)




Fig. 6 Logic threshold tests (waveform sequence diagram)




Fig. 7 Transfer characteristics (Q v. V_{in})






Fig. 8 Output voltage swing v. frequency

TEST CIRCUIT



Typical SP1650 (Complementary Input Grounded)



Typical SP1651 (Complementary Input Grounded)






Fig. 9 Input current v. input voltage



50-ohm termination to ground located in each scope channel input.

All input and output cables to the scope are equal lengths of 50-ohm coaxial cable.



- Clock enable time = minimum time between analog and clock signal such that output switches, and t_{pd} (analog to Q) is not degraded by more than 200ps.
- Clock aperture time = time difference between clock enable time and time that output does not switch and V is less than 150 mV.

Fig. 10 Clock enable and aperture time test circuit and waveforms @ 25°C