

# LATTICE

LAT


## SR64K8

HIGH-SPEED 64K STATIC RAM (8Kx8)

### FEATURES

- FULLY STATIC
  - No Clocks Required
- FAST ACCESS TIME = CYCLE TIME
  - SR64K8-35: 35ns Max
  - SR64K8-40: 40 ns Max
  - SR64K8-45: 45ns Max
  - SR64K8-55: 55ns Max
- SINGLE POWER SUPPLY
  - 5V ± 10%
- OUTPUT ENABLE
  - Improved bus control
- CMOS FOR LOW POWER
  - I<sub>CC</sub> Standby = 20mA Max
- STANDARD PINOUT
  - JEDEC-Approved
  - 28-Pin, 0.3 inch SB DIP
  - 28-Pin, 0.6 inch SB DIP
  - 32-Lead, LCC
  - 32-Lead, PLCC
- TTL LOGIC LEVELS ON ALL PINS
- THREE STATE I/O


### FUNCTIONAL BLOCK DIAGRAM



### PIN NAMES

A <sub>0</sub> -A <sub>12</sub>	ADDRESS INPUTS	$\bar{W}$ (WE)	WRITE ENABLE
DQ <sub>0</sub> -DQ <sub>7</sub>	DATA INPUT/OUTPUT	V <sub>CC</sub>	+5V
$\bar{S}$ (CS)	CHIP SELECT	GND	GROUND
$\bar{G}$ (OE)	OUTPUT ENABLE	NC	NO CONNECT

### PIN CONFIGURATIONS



### DESCRIPTION

The SR64K8 is a 65,536-bit high-speed static RAM organized as 8K x 8. It is fabricated using LATTICE's high-performance, high-reliability CMOS technology: UltraMOS®. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost effective alternative to bipolar and fast NMOS memories.

Access times as fast as 35ns are available. The output enable function eliminates any potential bus contention.

All of the inputs and outputs of the SR64K8 are completely TTL-compatible and the device operates from the a single 5V supply. Fully static asynchronous circuitry is used, which required no clocks for refreshing for operation, thus providing equal access and cycle times for ease of use.

# SR64K8

HIGH-SPEED  
64K STATIC RAM (8Kx8)

RES  
S-113 RES Only  
002006  
T 2006  
LAT

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

SYMBOL	RATING	VALUE	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-3.0 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	°C
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	1.0	W
I <sub>OUT</sub>	DC Output Current	50	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 5V ± 10%, T<sub>A</sub> = 0°C to +70°C)**

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. <sup>(1)</sup>	MAX.	UNITS
I <sub>LI</sub>	Input Leakage Current	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 0V to V <sub>CC</sub>	—	—	10	μA
I <sub>LO</sub>	Output Leakage Current	$\overline{CS} = V_{IH}$ , V <sub>OUT</sub> = 0V to V <sub>CC</sub>	—	—	10	μA
I <sub>CC</sub>	Operating Power Supply Current	$\overline{CS} = V_{IL}$ , Output Open Cycle Time = 50ns	—	—	170	mA
I <sub>SB</sub>	Standby Power Supply Current	$\overline{CS} \geq V_{IH}$	—	20	35	mA
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 4.2mA	—	—	0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -2.0mA	2.4	—	—	V
V <sub>IH</sub>	Input High Voltage		2.0	—	V <sub>CC</sub> MAX + .5V	V
V <sub>IL</sub> <sup>(2)</sup>	Input Low Voltage		-2.0	—	0.8	V

- V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.
- V<sub>ILMIN</sub> = -2.0V for pulse widths less than 20 ns.

**TRUTH TABLE**

MODE	$\overline{CS}$	CS	$\overline{OE}$	$\overline{WE}$	DQn	POWER
Standby	H	X	X	X	High-Z	Standby
Standby	X	L	X	X	High-Z	Standby
Read	L	H	H	H	High-Z	Active
Read	L	H	L	H	Q <sub>OUT</sub>	Active
Write	L	H	X	L	D <sub>IN</sub>	Active

**CAPACITANCE<sup>(1)</sup> (T<sub>A</sub> = 25°C, f = 1.0 MHz)**


SYMBOL	ITEM	CONDITIONS	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	5	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	7	pF

1. This parameter is sampled and not 100% tested.

**AC TEST CONDITIONS<sup>(1)</sup>**

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	5 ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

1. Operation to specifications guaranteed 2ms after V<sub>CC</sub> applied.




\* Including scope and jig.  
 \*\* 5 pF load used for testing t<sub>LZ</sub>, t<sub>HZ</sub>.

Figure 1. Output Load


## AC ELECTRICAL CHARACTERISTICS (READ CYCLE) ( $V_{CC} = 5V \pm 10\%$ , $T_A = 0^\circ C$ to $+70^\circ C$ )

SYMBOL	PARAMETER	SR64K8-35		SR64K8-40		SR64K8-45		SR64K8-55		UNITS
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
$t_{RC}$	Read Cycle Time	35	—	40	—	45	—	55	—	ns
$t_{AA}$	Address Access Time	—	35	—	40	—	45	—	55	ns
$t_{ACS}$	Chip Select Access Time	—	35	—	40	—	45	—	55	ns
$t_{OH}$	Output Hold From Address Change	5	—	5	—	5	—	5	—	ns
$t_{LZ}$	Time to Output in Low Z	5	—	5	—	5	—	5	—	ns
$t_{HZ}$	Chip Deselection to Output in High Z	—	20	—	25	—	25	—	25	ns
$t_{RCS}$	Read Command Set-up Time	0	—	0	—	0	—	0	—	ns
$t_{RCH}$	Read Command Hold Time	-5	—	-5	—	-5	—	-5	—	ns
$t_{OE}$	Output Enable to Data Valid	—	20	—	25	—	25	—	25	ns
$t_{OHZ}$	Output Enable to High Z	—	20	—	20	—	25	—	25	ns
$t_{OLZ}$	Output Enable to Low Z	0	—	5	—	5	—	5	—	ns

### TIMING OF READ CYCLE NO. 1<sup>(1,2)</sup>



### TIMING OF READ CYCLE NO. 2<sup>(1,3)</sup>




- NOTES:**
- $\overline{WE}$  is high for READ cycle.
  - $\overline{CS}$  and  $\overline{OE}$  are low for READ cycle.
  - Address valid prior to or coincident with  $\overline{CS}$  transition low.
  - Transition is measured  $\pm 200$  mV from steady state voltage with specified loading in Figure 1. This parameter is sampled and not 100% tested.
  - READ cycle timing #1 is referenced from the last valid address to the first transitioning address.
  - For any given speed grade, operating voltage, and temperature,  $t_{HZ}$  will be less than or equal to  $t_{LZ}$ .


**AC ELECTRICAL CHARACTERISTICS (WRITE CYCLE) ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ )**

SYMBOL	PARAMETER	SR64K8-35		SR64K8-40		SR64K8-45		SR64K8-55		UNITS
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
$t_{WC}$	Write Cycle Time	35	—	40	—	45	—	55	—	ns
$t_{CW}$	Chip Selection to End of Write	25	—	30	—	35	—	40	—	ns
$t_{AW}$	Address Valid to End of Write	25	—	30	—	35	—	40	—	ns
$t_{AS}$	Address Setup Time	0	—	0	—	0	—	0	—	ns
$t_{WP}$	Write Pulse Width	25	—	30	—	30	—	40	—	ns
$t_{WR}$	Write Recovery Time	0	—	0	—	0	—	0	—	ns
$t_{DW}$	Data Valid to End of Write	15	—	15	—	20	—	30	—	ns
$t_{DH}$	Data Hold Time	5	—	5	—	5	—	5	—	ns
$t_{WZ}$	Write Enable to Output in High Z	—	15	—	20	—	20	—	25	ns
$t_{OW}$	Output Active from End of Write	5	—	5	—	5	—	5	—	ns

## TIMING OF WRITE CYCLE NO. 1 ( $\overline{WE}$ CONTROLLED)<sup>1,2</sup>






## TIMING OF WRITE CYCLE NO. 2 ( $\overline{CS}$ CONTROLLED)<sup>1,2</sup>



- NOTES:**
1.  $\overline{CS}$  or  $\overline{WE}$  must be high during address transitions.
  2. If  $\overline{CS}$  goes high simultaneously with  $\overline{WE}$  high, the output remains in a high impedance state.
  3. All write cycle timings are referenced from the last valid address to the first transitioning address.
  4. Transition is measured  $\pm 200$  mV from steady state voltage with specified loading in Figure 1. This parameter is sampled and not 100% tested.

**PACKAGE INFORMATION**



**ORDERING INFORMATION**

