

# TOSHIBA

## INTEGRATED CIRCUIT

### TECHNICAL DATA

TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT  
 TC514280BJ/BZ/BFT/BTR - 70  
 TC514280BJ/BZ/BFT/BTR - 80  
 TC514280BJ/BZ/BFT/BTR - 10  
 SILICON GATE CMOS

TENTATIVE DATA  
 262,144 WORD x 18 BIT DYNAMIC RAM

#### DESCRIPTION

The TC514280BJ/BZ/BFT/BTR is the new generation dynamic RAM organized 262,144 words by 18 bits. The TC514280BJ/BZ/BFT/BTR utilizes TOSHIBA's CMOS Silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC514280BJ/BZ/BFT/BTR to be packaged in a standard 40 pin plastic SOJ, 40 pin plastic ZIP and 44/40 pin plastic TSOP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of  $5V \pm 10\%$  tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.

#### FEATURES


- 262,144 word by 18 bit organization
- Fast access time and cycle time

		TC514280BJ/BZ/BFT/BTR		
		-70	-80	-10
t <sub>RAC</sub>	RAS Access Time	70ns	80ns	100ns
t <sub>AA</sub>	Column Address Access Time	35ns	40ns	50ns
t <sub>CAC</sub>	CAS Access Time	20ns	20ns	25ns
t <sub>RC</sub>	Cycle Time	130ns	150ns	180ns
t <sub>PC</sub>	Fast Page Mode Cycle Time	45ns	50ns	60ns

- Single power supply of  $5V \pm 10\%$  with a built-in V<sub>BB</sub> generator

- Low Power  
 605mW MAX. Operating (TC514280BJ/BZ/BFT/BTR - 70)  
 523mW MAX. Operating (TC514280BJ/BZ/BFT/BTR - 80)  
 468mW MAX. Operating (TC514280BJ/BZ/BFT/BTR - 10)  
 5.5mW MAX. Standby
- Outputs unlatched at cycle end allows two-dimensional chip selection
- Read-Modify-Write, CAS before RAS refresh, RAS-only refresh, Hidden refresh and Fast Page Mode capability
- All inputs and outputs TTL compatible
- 512 refresh cycles/8ms
- Package TC514280BJ : SOJ40 - P - 400  
 TC514280BZ : ZIP40 - P - 475  
 TC514280BFT : TSOP44 - P - 400B  
 TC514280BTR : TSOP44 - P - 400C

#### PIN CONNECTION (TOP VIEW)




#### PIN NAMES

A0~A8	Address Inputs
RAS	Row Address Strobe
UCAS	Column Address Strobe/Upper Byte Control
LCAS	Column Address Strobe/Lower Byte Control
WRITE	Read/Write Input
OE	Output Enable
I/O1~I/O18	Data Input/Output
V <sub>CC</sub>	Power (+ 5V)
V <sub>SS</sub>	Ground
N.C.	No Connection

© The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

BLOCK DIAGRAM



**TOSHIBA** INTEGRATED CIRCUIT  
**TECHNICAL DATA**

TC514280BJ / BZ / BFT / BTR - 70  
 TC514280BJ / BZ / BFT / BTR - 80  
 TC514280BJ / BZ / BFT / BTR - 10

ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT	NOTE
Input Voltage	V <sub>IN</sub>	-1~7	V	1
Output Voltage	V <sub>OUT</sub>	-1~7	V	1
Power Supply Voltage	V <sub>CC</sub>	-1~7	V	1
Operating Temperature	T <sub>OPR</sub>	0~70	°C	1
Storage Temperature	T <sub>STG</sub>	-55~150	°C	1
Soldering Temperature · Time	T <sub>SOLDER</sub>	260 · 10	°C · sec	1
Power Dissipation	P <sub>D</sub>	700	mW	1
Short Circuit Output Current	I <sub>OUT</sub>	50	mA	1

RECOMMENDED DC OPERATING CONDITIONS (T<sub>a</sub> = 0~70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTE
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V	2
V <sub>IH</sub>	Input High Voltage	2.4	-	V <sub>CC</sub> + 0.5	V	2
V <sub>IL</sub>	Input Low Voltage	-0.5*	-	0.8	V	2

\* -2.0V at pulse width ≤ 20ns

**DC ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ ,  $T_a = 0 \sim 70^\circ C$ )

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	NOTE	
I <sub>CC1</sub>	OPERATING CURRENT					
	Average Power Supply Operating Current ( $\overline{RAS}$ , $\overline{UCAS}$ , $\overline{LCAS}$ , Address Cycling: $t_{RC} = t_{RC} \text{ MIN.}$ )	TC514280BJ/BZ/BFT/BTR-70	-	110	mA	3, 4, 5
		TC514280BJ/BZ/BFT/BTR-80	-	95		
	TC514280BJ/BZ/BFT/BTR-10	-	85			
I <sub>CC2</sub>	STANDBY CURRENT Power Supply Standby Current ( $\overline{RAS} = \overline{UCAS} = \overline{LCAS} = V_{IH}$ )	-	2	mA		
I <sub>CC3</sub>	$\overline{RAS}$ ONLY REFRESH CURRENT					
	Average Power Supply Current, $\overline{RAS}$ Only Mode ( $\overline{RAS}$ Cycling, $\overline{UCAS} = \overline{LCAS} = V_{IH}$ ; $t_{RC} = t_{RC} \text{ MIN.}$ )	TC514280BJ/BZ/BFT/BTR-70	-	110	mA	3, 5
		TC514280BJ/BZ/BFT/BTR-80	-	95		
	TC514280BJ/BZ/BFT/BTR-10	-	85			
I <sub>CC4</sub>	FAST PAGE MODE CURRENT					
	Average Power Supply Current, Fast Page Mode ( $\overline{RAS} = V_{IL}$ , $\overline{UCAS}$ , $\overline{LCAS}$ , Address Cycling: $t_{PC} = t_{PC} \text{ MIN.}$ )	TC514280BJ/BZ/BFT/BTR-70	-	80	mA	3, 4, 5
		TC514280BJ/BZ/BFT/BTR-80	-	70		
	TC514280BJ/BZ/BFT/BTR-10	-	65			
I <sub>CC5</sub>	STANDBY CURRENT Power Supply Standby Current ( $\overline{RAS} = \overline{UCAS} = \overline{LCAS} = V_{CC} - 0.2V$ )	-	1	mA		
I <sub>CC6</sub>	$\overline{CAS}$ BEFORE $\overline{RAS}$ REFRESH CURRENT					
	Average Power Supply Current, $\overline{CAS}$ Before $\overline{RAS}$ Mode ( $\overline{RAS}$ , $\overline{UCAS}$ , $\overline{LCAS}$ Cycling: $t_{RC} = t_{RC} \text{ MIN.}$ )	TC514280BJ/BZ/BFT/BTR-70	-	110	mA	3, 5
		TC514280BJ/BZ/BFT/BTR-80	-	95		
	TC514280BJ/BZ/BFT/BTR-10	-	85			
I <sub>I (L)</sub>	INPUT LEAKAGE CURRENT Input Leakage Current, any input ( $0V \leq V_{IN} \leq V_{CC}$ , All Other Pins Not Under Test = 0V)	- 10	10	$\mu A$		
I <sub>O (L)</sub>	OUTPUT LEAKAGE CURRENT ( $D_{OUT}$ is disabled, $0V \leq V_{OUT} \leq V_{CC}$ )	- 10	10	$\mu A$		
V <sub>OH</sub>	OUTPUT LEVEL Output "H" Level Voltage ( $I_{OUT} = -5mA$ )	2.4	-	V		
V <sub>OL</sub>	OUTPUT LEVEL Output "L" Level Voltage ( $I_{OUT} = 4.2mA$ )	-	0.4	V		

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(V<sub>CC</sub> = 5V ± 10%, T<sub>a</sub> = 0~70°C) (Notes 6, 7, 8)

SYMBOL	PARAMETER	TC514280BJ/BZ/BFT/BTR						UNIT	NOTE
		-70		-80		-10			
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t <sub>RC</sub>	Random Read or Write Cycle Time	130	-	150	-	180	-	ns	
t <sub>RMW</sub>	Read-Modify-Write Cycle Time	185	-	205	-	245	-	ns	
t <sub>PC</sub>	Fast Page Mode Cycle Time	45	-	50	-	60	-	ns	
t <sub>PRMW</sub>	Fast Page Mode Read-Modify-Write Cycle Time	100	-	105	-	125	-	ns	
t <sub>RAC</sub>	Access Time from $\overline{RAS}$	-	70	-	80	-	100	ns	9,14,15
t <sub>CAC</sub>	Access Time from $\overline{CAS}$	-	20	-	20	-	25	ns	9,14
t <sub>AA</sub>	Access Time from Column Address	-	35	-	40	-	50	ns	9,15
t <sub>CPA</sub>	Access Time from $\overline{CAS}$ Precharge	-	40	-	45	-	55	ns	9
t <sub>CLZ</sub>	$\overline{CAS}$ to output in Low-Z	0	-	0	-	0	-	ns	9
t <sub>OFF</sub>	Output Buffer Turn-off Delay	0	15	0	15	0	20	ns	10
t <sub>T</sub>	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	
t <sub>RP</sub>	$\overline{RAS}$ Precharge Time	50	-	60	-	70	-	ns	
t <sub>RAS</sub>	$\overline{RAS}$ Pulse Width	70	10,000	80	10,000	100	10,000	ns	
t <sub>RASP</sub>	$\overline{RAS}$ Pulse Width (Fast Page Mode)	70	100,000	80	100,000	100	100,000	ns	
t <sub>RSH</sub>	$\overline{RAS}$ Hold Time	20	-	20	-	25	-	ns	
t <sub>RHCP</sub>	$\overline{RAS}$ Hold Time From $\overline{CAS}$ Precharge (Fast Page Mode)	40	-	45	-	55	-	ns	
t <sub>CSH</sub>	$\overline{CAS}$ Hold Time	70	-	80	-	100	-	ns	
t <sub>CAS</sub>	$\overline{CAS}$ Pulse Width	20	10,000	20	10,000	25	10,000	ns	
t <sub>RCD</sub>	$\overline{RAS}$ to $\overline{CAS}$ Delay Time	20	50	20	60	25	75	ns	14
t <sub>RAD</sub>	$\overline{RAS}$ to Column Address Delay Time	15	35	15	40	20	50	ns	15
t <sub>CRP</sub>	$\overline{CAS}$ to $\overline{RAS}$ Precharge Time	5	-	5	-	10	-	ns	
t <sub>CP</sub>	$\overline{CAS}$ Precharge Time	10	-	10	-	10	-	ns	
t <sub>ASR</sub>	Row Address Set-Up Time	0	-	0	-	0	-	ns	
t <sub>RAH</sub>	Row Address Hold Time	10	-	10	-	15	-	ns	
t <sub>ASC</sub>	Column Address Set-Up Time	0	-	0	-	0	-	ns	
t <sub>CAH</sub>	Column Address Hold Time	15	-	15	-	20	-	ns	
t <sub>RAL</sub>	Column Address to $\overline{RAS}$ Lead Time	35	-	40	-	50	-	ns	
t <sub>RCS</sub>	Read Command Set-Up Time referenced to $\overline{RAS}$	0	-	0	-	0	-	ns	
t <sub>RCH</sub>	Read Command Hold Time	0	-	0	-	0	-	ns	11
t <sub>RRH</sub>	Read Command Hold Time referenced to $\overline{RAS}$	0	-	0	-	0	-	ns	11
t <sub>WCH</sub>	Write Command Hold Time	15	-	15	-	20	-	ns	

# TOSHIBA

## INTEGRATED CIRCUIT

### TECHNICAL DATA

TC514280BJ/BZ/BFT/BTR - 70  
 TC514280BJ/BZ/BFT/BTR - 80  
 TC514280BJ/BZ/BFT/BTR - 10

#### ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

SYMBOL	PARAMETER	TC514280BJ/BZ/BFT/BTR						UNIT	NOTE
		-70		-80		-10			
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t <sub>WP</sub>	Write Command Pulse Width	15	-	15	-	20	-	ns	
t <sub>RWL</sub>	Write Command to $\overline{RAS}$ Lead Time	20	-	20	-	25	-	ns	
t <sub>CWL</sub>	Write Command to $\overline{CAS}$ Lead Time	20	-	20	-	25	-	ns	
t <sub>DS</sub>	Data Set-Up Time	0	-	0	-	0	-	ns	12
t <sub>DH</sub>	Data Hold Time	15	-	15	-	20	-	ns	12
t <sub>REF</sub>	Refresh Period	-	8	-	8	-	8	ms	
t <sub>WCS</sub>	Write Command Set-Up Time	0	-	0	-	0	-	ns	13
t <sub>CWD</sub>	$\overline{CAS}$ to $\overline{WRITE}$ Delay Time	50	-	50	-	60	-	ns	13
t <sub>RWD</sub>	$\overline{RAS}$ to $\overline{WRITE}$ Delay Time	100	-	110	-	135	-	ns	13
t <sub>AWD</sub>	Column Address to $\overline{WRITE}$ Delay Time	65	-	70	-	85	-	ns	13
t <sub>CPWD</sub>	$\overline{CAS}$ Precharge to $\overline{WRITE}$ Delay Time	70	-	75	-	90	-	ns	13
t <sub>CSR</sub>	$\overline{CAS}$ Set-Up Time ( $\overline{CAS}$ before $\overline{RAS}$ Cycle)	5	-	5	-	5	-	ns	
t <sub>CHR</sub>	$\overline{CAS}$ Hold Time ( $\overline{CAS}$ before $\overline{RAS}$ Cycle)	15	-	15	-	20	-	ns	
t <sub>RPC</sub>	$\overline{RAS}$ to $\overline{CAS}$ Precharge Time	5	-	5	-	5	-	ns	
t <sub>CPT</sub>	$\overline{CAS}$ Precharge Time ( $\overline{CAS}$ before $\overline{RAS}$ Counter Test Cycle)	30	-	30	-	40	-	ns	
t <sub>ROH</sub>	$\overline{RAS}$ Hold Time referenced to $\overline{OE}$	10	-	10	-	20	-	ns	
t <sub>OEa</sub>	$\overline{OE}$ Access Time	-	20	-	20	-	25	ns	9
t <sub>OEZ</sub>	$\overline{OE}$ to Data Delay	20	-	20	-	25	-	ns	
t <sub>OEZ</sub>	Output buffer turn off Delay Time from $\overline{OE}$	0	20	0	20	0	25	ns	10
t <sub>OEh</sub>	$\overline{OE}$ Command Hold Time	20	-	20	-	25	-	ns	
t <sub>ODS</sub>	Output Disable Set-Up Time	0	-	0	-	0	-	ns	


#### CAPACITANCE ( $V_{CC} = 5V \pm 10\%$ , $f = 1MHz$ , $T_a = 0 \sim 70^\circ C$ )

SYMBOL	CHARACTERISTIC	MIN.	MAX.	UNIT
C <sub>11</sub>	Input Capacitance (A0~A8)	-	5	pF
C <sub>12</sub>	Input Capacitance ( $\overline{RAS}$ , $\overline{UCAS}$ , $\overline{LCAS}$ , $\overline{WRITE}$ , $\overline{OE}$ )	-	7	pF
C <sub>0</sub>	Input/Output Capacitance (I/O1~I/O18)	-	7	pF

## NOTES:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to  $V_{SS}$ .
3.  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$ ,  $I_{CC6}$  depend on cycle rate.
4.  $I_{CC1}$ ,  $I_{CC4}$  depend on output loading. Specified values are obtained with the output open.
5. Address can be changed once or less while  $\overline{RAS}=V_{IL}$ . In case of  $I_{CC4}$ , it can be changed once or less during a fast page mode cycle ( $t_{PC}$ ).
6. An initial pause of  $200\mu s$  is required after power-up followed by 8  $\overline{RAS}$  only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycles instead of 8  $\overline{RAS}$  only refresh cycles are required.
7. AC measurements assume  $t_T=5ns$ .
8.  $V_{IH}$  (min.) and  $V_{IL}$  (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
9. Measured with a load equivalent to 2 TTL loads and  $100pF$ .
10.  $t_{OFF}$  (max.) and  $t_{OEZ}$  (max.) define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
11. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
12. These parameters are referenced to  $\overline{UCAS}$ ,  $\overline{LCAS}$  leading edge in early write cycles and to  $\overline{WRITE}$  leading edge in Read-Modify-Write cycles.
13.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$ ,  $t_{AWD}$  and  $t_{CPWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\text{min.})$ , the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) through the entire cycle; If  $t_{RWD} \geq t_{RWD}(\text{min.})$ ,  $t_{CWD} \geq t_{CWD}(\text{min.})$ ,  $t_{AWD} \geq t_{AWD}(\text{min.})$  and  $t_{CPWD} \geq t_{CPWD}(\text{min.})$  (Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
14. Operation within the  $t_{RCD}(\text{max.})$  limit insures that  $t_{RAC}(\text{max.})$  can be met.  $t_{RCD}(\text{max.})$  is specified as a reference point only: If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max.})$  limit, then access time is controlled by  $t_{CAC}$ .
15. Operation within the  $t_{RAD}(\text{max.})$  limit insures that  $t_{RAC}(\text{max.})$  can be met.  $t_{RAD}(\text{max.})$  is specified as a reference point only: If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max.})$  limit, then access time is controlled by  $t_{AA}$ .

READ CYCLE




Note:  $D_{IN} = OPEN$


▨ : "H" or "L"




LOWER BYTE READ CYCLE



Note:  $D_{IN} (I/O1 \sim I/O9) = OPEN$   
 $D_{IN} (I/O10 \sim I/O18) = Don't\ Care$

 : "H" or "L"


WRITE CYCLE (EARLY WRITE)



Note:  $D_{OUT} = OPEN$

: "H" or "L"


UPPER BYTE WRITE CYCLE (EARLY WRITE)



▨ : "H" or "L"

Note:  $D_{IN}$  (I/O1~I/O9) = Don't Care  
 $D_{OUT}$  = OPEN

LOWER BYTE WRITE CYCLE (EARLY WRITE)




▨ : "H" or "L"

Note:  $D_{IN}$  (I/O10~I/O18) = Don't Care  
 $D_{OUT}$  = OPEN




UPPER BYTE WRITE CYCLE ( $\overline{OE}$  CONTROLLED WRITE)



Note:  $D_{IN}$  (I/O1~I/O9) = Don't Care  
 $D_{OUT}$  = OPEN

▨ : "H" or "L"


LOWER BYTE WRITE CYCLE ( $\overline{OE}$  CONTROLLED WRITE)



Note:  $D_{IN}$  (I/O10~I/O18) = Don't Care  
 $D_{OUT}$  = OPEN

▨ : "H" or "L"


READ-MODIFY-WRITE CYCLE



▨ : "H" or "L"



LOWER BYTE READ-MODIFY-WRITE CYCLE



: "H" or "L"

Note:  $D_{IN}$  (I/O10~I/O18) = Don't Care  
 $D_{OUT}$  (I/O10~I/O18) = OPEN











FAST PAGE MODE READ-MODIFY-WRITE CYCLE




: "H" or "L"

FAST PAGE MODE BYTE READ-MODIFY-WRITE CYCLE




RAS ONLY REFRESH CYCLE



Note:  $\overline{\text{WRITE}}, \overline{\text{OE}} = \text{"H"} \text{ or } \text{"L"}$   
 $D_{\text{IN}} = \text{Don't Care}$   
 $D_{\text{OUT}} = \text{OPEN}$

: "H" or "L"


CAS BEFORE RAS REFRESH CYCLE



Note:  $\overline{\text{WRITE}}, \overline{\text{OE}}, \text{A0} \sim \text{A8} = \text{"H"} \text{ or } \text{"L"}$   
 $D_{\text{IN}} = \text{Don't Care}$   
 $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh is performed when either  $\overline{\text{UCAS}}$  or  $\overline{\text{LCAS}}$  meets this timing.

: "H" or "L"


HIDDEN REFRESH CYCLE (READ)



Note:  $D_{IN} = OPEN$

▨ : "H" or "L"


HIDDEN REFRESH CYCLE (WRITE)



Note: D<sub>OUT</sub> = OPEN

▨: "H" or "L"


CAS BEFORE RAS REFRESH COUNTER TEST READ CYCLE



Note:  $D_{IN} = \text{OPEN}$

▨: "H" or "L"


CAS BEFORE RAS REFRESH COUNTER TEST WRITE CYCLE



Note:  $D_{OUT} = OPEN$

▨ : "H" or "L"

CAS BEFORE RAS REFRESH COUNTER TEST READ-MODIFY-WRITE CYCLE




▨: "H" or "L"

**TOSHIBA** INTEGRATED CIRCUIT  
**TECHNICAL DATA**

TC514280BJ / BZ / BFT / BTR - 70  
 TC514280BJ / BZ / BFT / BTR - 80  
 TC514280BJ / BZ / BFT / BTR - 10

OUTLINE DRAWING (SOJ40 - P - 400)

Unit in mm




**TOSHIBA**

**INTEGRATED CIRCUIT  
TECHNICAL DATA**

TC514280BJ / BZ / BFT / BTR - 70  
TC514280BJ / BZ / BFT / BTR - 80  
TC514280BJ / BZ / BFT / BTR - 10

OUTLINE DRAWING (ZIP40 - P - 475)

Unit in mm






**TOSHIBA** INTEGRATED CIRCUIT  
**TECHNICAL DATA**

TC514280BJ / BZ / BFT / BTR - 70  
 TC514280BJ / BZ / BFT / BTR - 80  
 TC514280BJ / BZ / BFT / BTR - 10

OUTLINE DRAWING (TSOP44 - P - 400B)

Unit in mm



**TOSHIBA** INTEGRATED CIRCUIT  
**TECHNICAL DATA**

TC514280BJ/BZ/BFT/BTR - 70  
 TC514280BJ/BZ/BFT/BTR - 80  
 TC514280BJ/BZ/BFT/BTR - 10

OUTLINE DRAWING (TSOP44 - P - 400C)

Unit in mm

