


Pin configuration




<32pin QFN Top View>

Pin functions

No.	Pin name	I/O	Power supply	Function
1	CLKI	Ish	VDD	Clock input (1.5 MHz ~ 27 MHz) Correspond with TCXO.
2	LED	O	IOVDD	External LED control
3	/IRQ	O	IOVDD	Interrupt output
4	/RST	Ish	IOVDD	Hardware reset input
5	N.C	—	—	No Connection (Be sure to use without connection.)
6	PLLC	A	VDD	Connection of capacitor for built-in PLL Connect a series connection of 1000 pF capacitor and 3.3 kΩ resistor between this pin and VSS(*). (*)Directly connect VSS used here and VSS of 8 th pin.
7	VDD	—	—	Power supply (2.65 ~ 3.30V) Connect 0.1 μF and 4.7 μF capacitors between this pin and VSS.
8	VSS	—	—	Ground
9	VREF	A	VDD	Analog reference voltage: Connect 0.1 μF capacitor between this pin and VSS.
10	HPOUT-L / MONO	A	VDD	Headphone output Lch (Can be used as MONO output)
11	HPOUT-R	A	VDD	Headphone output Rch
12	EQ1	A	VDD	Equalizer pin 1
13	EQ2	A	VDD	Equalizer pin 2
14	EQ3	A	VDD	Equalizer pin 3
15	SPVDD	—	—	Speaker amplifier analog power supply (VDD ~ 4.50V) Connect 0.1 μF and 4.7 μF capacitors between this pin and SPVSS.
16	SPVSS	—	—	Speaker amplifier analog ground
17	SPOUT1	A	SPVDD	Speaker connection pin 1
18	SPOUT2	A	SPVDD	Speaker connection pin 2
19	MTR	O	IOVDD	External motor control pin
20	D7	I/O	IOVDD	CPU I/F data bus 7
21	D6	I/O	IOVDD	CPU I/F data bus 6
22	D5	I/O	IOVDD	CPU I/F data bus 5
23	D4	I/O	IOVDD	CPU I/F data bus 4
24	D3	I/O	IOVDD	CPU I/F data bus 3
25	D2	I/O	IOVDD	CPU I/F data bus 2
26	D1	I/O	IOVDD	CPU I/F data bus 1
27	D0	I/O	IOVDD	CPU I/F data bus 0
28	/WR	I	IOVDD	CPU I/F write enable
29	/CS	I	IOVDD	CPU I/F chip select
30	A0	I	IOVDD	CPU I/F address signal
31	/RD	I	IOVDD	CPU I/F read enable
32	IOVDD	—	—	Pin power supply (1.65 ~ VDD)


A : Analog pin Ish : Schmitt input

Block diagram



Outline of blocks

This section outlines functions of blocks contained in this device and flow of signals.



CPU interface

CPU interface is an 8-bit parallel type.

It assumes that a total of 13 pins of 4 control signals (/WR, /RD, /CS, A0 pin), 8 data bus (D0 to D7), and 1 Interrupt pin (/IRQ) are connected to the external CPU.

This block controls the writing and reading of data by the input polarity of control signal.

Interface register

This register is able to access directly from the external CPU. There are 2 bytes spaces.

The Intermediate register can be accessed through the Interface register.

Intermediate register

This register is accessed through the Interface register.

It is composed to access a latter control register and ROM/SRAM through Intermediate register.

This register is called the "Intermediate register" since this exists in the middle of the Interface register and the Control register.

In the Intermediate register, there are some registers to control various functions.

Control register, ROM/SRAM

The Control register and ROM/SRAM are accessed from "Instantaneous write register", "Delayed write register", and "Instantaneous read register" in the Intermediate register.

In the Control register, there is a register to control the following synthesizer mainly.

The voice parameter for FM (GM 128 voices + DRUM 40 voices) and Wave data for WT are stored in ROM.

SRAM is used at the download of arbitrary FM voice parameter and Wave data for WT.

Moreover, it is used as storing buffer at the stream playback of PCM/ADPCM.

FIFO

This is an abbreviation of "First In First Out" means the memory which data is read in order of written.

There are 2 paths to write into FIFO in the Intermediate register.

The "Instantaneous write path" is for accessing the Control register and ROM/SRAM immediately, also "Delayed write path" is for accessing the Control register after managing time through the sequencer.

FIFO size of Instantaneous path is 64-byte, and its size of Delayed path is 512-byte.

Sequencer

This is for interpreting the contents of data which was written into the Delayed write path.

Generally, "Music data" is written into the Delayed write path. It interprets the contents of music data and controls the synthesizer after sequencer, and then plays the music.

Hybrid synthesizer

This device contains a built-in Polyphonic synthesizer that adopts a stereophonic hybrid system that generates up to 64 tones.

FM synthesizer, WT (Wave Table) synthesizer, Stream playback, and AL (Analog Lite) synthesizer are available.

LED, Vibrator control

It is possible to synchronize an LED and vibrator with a play, and to control. A synchronous control to a play is also possible.

Clock generating block

This device supports a clock input ranging from 1.5 MHz to 27 MHz. (Stop = 0 Hz is possible at power down.)

It is a block to generate a clock which is needed inside of LSI in the PLL.

DAC

It converts digital signals from a synthesizer and a digital audio section into analog signals. The length of a data is 16bits.

Headphone output

There is Stereophonic analog output for Headphone. The monaural output is also possible.

EQ amplifier

The change of Filter characteristic and gain is possible by adjusting the resistors and external parts.

Speaker amplifier

A speaker amplifier, which has maximum output power of 580 mW at SPVDD=3.6V, is integrated this device.

There is a volume to adjust output level in the first part of amplifier.

Electrical Characteristics

■ Absolute maximum rating

Item	Symbol	Min.	Max.	Unit
SPVDD pin, power supply voltage (Speaker amplifier section)	SPVDD	-0.3	6.0	V
VDD pin, power supply voltage	VDD	-0.3	4.2	V
IOVDD pin, power supply voltage	IOVDD	-0.3	4.2	V
SPOUT1, SPOUT2 pin, applied voltage	V _{INSP}	-0.3	SPVDD+0.3	V
Analog input voltage	V _{INA}	-0.3	VDD+0.3	V
Digital input voltage 1 (*1)	V _{IND1}	-0.3	IOVDD+0.3	V
Digital input voltage 2 (*2)	V _{IND2}	-0.3	VDD+0.3	V
Permissible loss (*3)	Pd		1197	mW
Storage temperature	T _{STG}	-50	125	°C

[Condition] VSS = SPVSS = 0V

(*1) Target pin: D0 ~ D7, /CS, A0, /WR, /RD, /RST

(*2) Target pin: CLKI

(*3) Top= 25 °C, and glass epoxy PCB (30mm × 100mm × 1.0mm) is installed.

When operating above Top= 25 °C, permissible loss decreases 12 mW per 1 °C.

■ Recommended operating conditions

Item	Symbol	Min.	Typ.	Max.	Unit
SPVDD operating voltage (Speaker amplifier section)	SPVDD	VDD	3.60	4.50	V
VDD operating voltage	VDD	2.65	3.00	3.30	V
IOVDD operating voltage	IOVDD	1.65	1.80	VDD	V
Operating ambient temperature	T _{OP}	-20	25	85	°C

[Condition] VSS = SPVSS = 0V

■ Power consumption

Item	Conditions	Typ.	Max.	Unit
Power consumption of VDD+IOVDD	Normal operation (*1)	40		mA
At Silent sound generated SPVDD side		4		mA
At the time of output 400mW / 8ohm load SPVDD side		210		mA
Power down mode Ta = +25°C	VDD+IOVDD+SPVDD (*2)	0.5	2	μA
Power down mode Ta = +85°C	VDD+IOVDD+SPVDD (*2)		10	μA

(*1) VDD=IOVDD=3.00V, SPVDD=3.60V, T_{OP}=25°C

(*2) VDD=IOVDD=3.30V, SPVDD=4.50V

/CS input pin is fixed to V_{IH}=IOVDD, the other input pins are V_{IL}=VSS and V_{IH}=(IO)VDD.

■ DC characteristics

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Input voltage "H" level 1	V _{IH}	(*1)	0.65 × IOVDD			V
Input voltage "L" level 1	V _{IL}	(*1)			0.35 × IOVDD	V
Input voltage "H" level 2	V _{IH}	(*2)	0.75 × IOVDD			V
Input voltage "L" level 2	V _{IL}	(*2)			0.25 × IOVDD	V
Input voltage "H" level 3	V _{IH}	(*3)	0.70 × VDD			V
Input voltage "L" level 3	V _{IL}	(*3)			0.30 × VDD	V
Output voltage "H" level	V _{OH}	(*4) I _{OH} = (*5)	0.80 × IOVDD			V
Output voltage "L" level	V _{OL}	(*4) I _{OL} = (*5)			0.20 × IOVDD	V
Schmitt width 1	Vsh1	/RST pin		0.10×IOVDD		V
Schmitt width 2	Vsh2	CLKI pin		0.10×VDD		V
Input leakage current	IL		-1		1	μA
Input capacity	CI				10	pF

[Condition] T_{OP}=-20 ~ 85°C, VDD=2.65 ~ 3.30V, IOVDD=1.65 ~ VDD[V], Capacitor load=50 pF

(*1) Target pin: D0 ~ D7, /CS, A0, /WR, /RD

(*2) Target pin: /RST

(*3) Target pin: CLKI (In the case of CMOS mode)

(*4) Target pin: D0 ~ D7, /IRQ, LED, MTR

(*5) /IRQ, D0 ~ D7, are I_{OH}=-1 mA, I_{OL}=+1 mA

LED, MTR are I_{OH}=-4 mA, I_{OL}=+4 mA

However, when IOVDD is less than 2.65V, D0 ~ D7, /IRQ, LED, and MTR become I_{OH}=-0.2mA and

I_{OL}=+0.2mA.

■ AC characteristics

Reset and clock timing

○ /RST, CLKI (CMOS mode), other input signals


Item	Symbol	Min.	Typ.	Max.	Unit
/RST "L" pulse width	T_{RSTW}	100			μs
/RST (indefinite \rightarrow L) setup time	T_{RSTS}	0			μs
VDD - IOVDD rise time difference	T_{VSKW}	0		3	ms
CLKI frequency	$1 / T_{freq}$	1.5		27	MHz
CLKI rise / fall time	T_{rckc} / T_{fckc}			30	ns
CLKI High time	T_h	15			ns
CLKI Low time	T_l	15			ns
Input signals other than CLKI rise / fall time	T_r / T_f			20	ns

[Condition] $T_{OP} = -20 \sim 85^\circ\text{C}$, $V_{DD} = 2.65 \sim 3.30\text{V}$, $IOVDD = 1.65 \sim V_{DD}[\text{V}]$, Capacitor load = 50 pF

The input to Clock can be stopped (=0Hz) during reset period and power down state (DP0=1).


However, the input level is to be H or L, and input of intermediate level is prohibited.

When VDD and IOVDD are used by respectively different power supply, make sure to rise from VDD first.




The reset width is defined as the time from the moment IOVDD has risen to 1.65V.

/RST has to be settled at "L" level at the time VDD has risen to 50%.



Input signals other than CLKI




○ CLKI (TCXO mode)

Item	Symbol	Min.	Typ.	Max.	Unit
CLKI frequency	$1 / T_{\text{freq}}$	1.5		27	MHz
CLKI rise / fall time	$T_{\text{rckt}}, T_{\text{fckt}}$			250	ns
CLKI amplitude H ($1.5\text{MHz} \leq \text{CLKI frequency} \leq 20\text{MHz}$)	$V_{\text{max}} - V_{\text{center}}$	0.30		$0.35 \times V_{\text{DD}}$	V
CLKI amplitude L ($1.5\text{MHz} \leq \text{CLKI frequency} \leq 20\text{MHz}$)	$V_{\text{center}} - V_{\text{min}}$	0.30		$0.35 \times V_{\text{DD}}$	V
CLKI amplitude H ($20\text{MHz} < \text{CLKI frequency} \leq 27\text{MHz}$)	$V_{\text{max}} - V_{\text{center}}$	0.45		$0.35 \times V_{\text{DD}}$	V
CLKI amplitude L ($20\text{MHz} < \text{CLKI frequency} \leq 27\text{MHz}$)	$V_{\text{center}} - V_{\text{min}}$	0.45		$0.35 \times V_{\text{DD}}$	V
Wait time to stable operation (*1)	T_{wait}	2			ms
Feedback resistance	Rck	30	45	63	k Ω

[Condition] $T_{\text{OP}} = -20 \sim 85^{\circ}\text{C}$, $V_{\text{DD}} = 2.65 \sim 3.30\text{V}$, Capacitor load = 50pF

(*1) : The value at the AC coupling of TCXO parts and the CLKI pin by the capacity of 1000pF.



- At the items of CLKI amplitude H/L, its spec differs with CLKI frequency.
- The voltage level which Duty of CLKI becomes 50% (High time = Low time) is defined as V_{center} .
- The measurement point of T_{rckt} and T_{fckt} differs with CLKI frequency.
 - $1.5\text{MHz} \leq \text{CLKI frequency} \leq 20\text{MHz}$: it is defined by a time change of $V_{\text{center}} + 0.3\text{[V]}$ and $V_{\text{center}} - 0.3\text{[V]}$.
 - $20\text{MHz} < \text{CLKI frequency} \leq 27\text{MHz}$: it is defined by a time change of $V_{\text{center}} + 0.45\text{[V]}$ and $V_{\text{center}} - 0.45\text{[V]}$
- The timing observation level of T_{freq} is to be V_{center} (Duty=50%).

CPU interface timing

The AC characteristics of a CPU interface are measured on condition as follows.

The input conditions at the time of measurement : $V_{IH} = 0.8 \times IOVDD$, $V_{IL} = 0.2 \times IOVDD$

The measurement points : $V_{IH} = 0.65 \times IOVDD$, $V_{IL} = 0.35 \times IOVDD$

$V_{OH} = 0.65 \times IOVDD$, $V_{OL} = 0.35 \times IOVDD$

- CPU interface 1 (In the case of $IOVDD \geq 2.65V$)

(Write cycle)

Item	Symbol	Min	Max.	Unit
Address setup time	T_{ADS}	50		ns
Address hold time	T_{ADH}	0		ns
Chip select setup time	T_{CSS}	50		ns
Chip select hold time	T_{CSH}	0		ns
Write pulse width	T_{WW}	50		ns
Data setup time	T_{WDS}	30		ns
Data hold time	T_{WDH}	0		ns

[Condition] $T_{OP} = -20 \sim 85^{\circ}C$, $VDD = IOVDD = 2.65 \sim 3.30V$, Capacitor load = 50 pF

(Read cycle)

Item	Symbol	Min	Max.	Unit
Access time from /RD pin	T_{ACCRD}		70	ns
Access time from /CS pin	T_{ACCCS}		70	ns
Access time from /A0 pin	T_{ACCA0}		70	ns
Data hold time from /RD pin	T_{DHRD}	0		ns
Data hold time from /CS pin	T_{DHCS}	0		ns
Data hold time from A0 pin	T_{DHA0}	0		ns
High-impedance transition time from /RD pin	T_{DZRD}		30	ns
High-impedance transition time from /CS pin	T_{DZCS}		30	ns

[Condition] $T_{OP} = -20 \sim 85^{\circ}C$, $VDD = IOVDD = 2.65 \sim 3.30V$, Capacitor load = 50 pF

$I_{OH} = -1.0mA$, $I_{OL} = +1.0mA$ (D0 ~ D7 pin)

- CPU interface 2 (In the case of IOVDD < 2.65V)

(Write cycle)

Item	Symbol	Min	Max.	Unit
Address setup time	T_{ADS}	50		ns
Address hold time	T_{ADH}	0		ns
Chip select setup time	T_{CSS}	50		ns
Chip select hold time	T_{CSH}	0		ns
Write pulse width	T_{WW}	50		ns
Data setup time	T_{WDS}	50		ns
Data hold time	T_{WDH}	0		ns


[Condition] $T_{OP} = -20 \sim 85^{\circ}\text{C}$, $V_{DD} = 2.65 \sim 3.30\text{V}$, $IOV_{DD} = 1.65 \sim \text{less than } 2.65\text{V}$, Capacitor load=30 pF

(Read cycle)

Item	Symbol	Min	Max.	Unit
Access time from /RD pin	T_{ACCRD}		80	ns
Access time from /CS pin	T_{ACCCS}		80	ns
Access time from /A0 pin	T_{ACCA0}		80	ns
Data hold time from /RD pin	T_{DHRD}	0		ns
Data hold time from /CS pin	T_{DHCS}	0		ns
Data hold time from A0 pin	T_{DHA0}	0		ns
High-impedance transition time from /RD pin	T_{DZRD}		50	ns
High-impedance transition time from /CS pin	T_{DZCS}		50	ns

[Condition] $T_{OP} = -20 \sim 85^{\circ}\text{C}$, $V_{DD} = 2.65 \sim 3.30\text{V}$, $IOV_{DD} = 1.65 \sim \text{less than } 2.65\text{V}$, Capacitor load=30 pF
 $I_{OH} = -0.2\text{mA}$, $I_{OL} = +0.2\text{mA}$ (D0 ~ D7 pin)


Write cycle



Note :

- T_{ADH} : The hold time of A0 pin, which is defined with respect to the point where the rise of /WR has reached $0.65 \cdot IOVDD$ under the condition that both two specifications (T_{CSH} , T_{WDH}) are secured more than minimum value (=0ns).
- T_{CSH} : The hold time of /CS pin, which is defined with respect to the point where the rise of /WR has reached $0.65 \cdot IOVDD$ under the condition that both two specifications (T_{ADH} , T_{WDH}) are secured more than minimum value (=0ns).
- T_{WDH} : The hold time of D0 ~ D7 pins, which is defined with respect to the point where the rise of /WR has reached $0.65 \cdot IOVDD$ under the condition that both two specifications (T_{ADH} , T_{CSH}) are secured more than minimum value (=0ns).
- T_{ADS} : The hold time of A0 pin, which is defined with respect to the point where /WR has become invalid ($0.35 \cdot IOVDD$) under the condition that all of three specifications (T_{CSS} , T_{WW} , T_{WDS}) are secured more than minimum value.
- T_{CSS} : The hold time of /CS pin, which is defined with respect to the point where /WR has become invalid ($0.35 \cdot IOVDD$) under the condition that all of three specifications (T_{ADS} , T_{WW} , T_{WDS}) are secured more than minimum value.

Read cycle




Note :

- T_{ACCA0} : The access time until D0 ~ D7 are defined ($0.65 \cdot IOVDD$ or $0.35 \cdot IOVDD$) after A0 is defined ($0.65 \cdot IOVDD$ or $0.35 \cdot IOVDD$).
Considers that /RD and /CS are defined beforehand (*1).
- T_{ACCSS} : The access time until D0 ~ D7 are defined ($0.65 \cdot IOVDD$ or $0.35 \cdot IOVDD$) after /CS is defined ($0.35 \cdot IOVDD$).
Considers that A0 and /RD are defined beforehand (*1).
- T_{ACCRD} : The access time until D0 ~ D7 are defined ($0.65 \cdot IOVDD$ or $0.35 \cdot IOVDD$) after /RD is defined ($0.35 \cdot IOVDD$).
Considers that A0 and /CS are defined beforehand (*1).
- T_{DHRD} : The time (Hold time) until D0 ~ D7 continue to output valid data after the timing ($=0.35 \cdot IOVDD$) /RD becomes disable from enable under the condition that A0 and /CS secure sufficient hold time (*2).
- T_{DHCS} : The time (Hold time) until D0 ~ D7 continue to output valid data after the timing ($=0.35 \cdot IOVDD$) /CS becomes disable from enable under the condition that A0 and /RD secure sufficient hold time (*2).
- T_{DHA0} : The time (Hold time) until D0 ~ D7 continue to output valid data after the timing ($=0.65 \cdot IOVDD$ or $0.35 \cdot IOVDD$) A0 becomes disable from enable under the condition that /RD and /CS secure sufficient hold time (*2).
- T_{DZRD} : The time until D0 ~ D7 become high impedance status after /RD becomes disable ($=0.65 \cdot IOVDD$) under the condition that A0 and /CS secure sufficient hold time (*2).
- T_{DZCS} : The time until D0 ~ D7 become high impedance status after /CS becomes disable ($=0.65 \cdot IOVDD$) under the condition that A0 and /RD secure sufficient hold time (*2).

(*1) “~ defined beforehand.” means.


- In the case of /CS : The status that /CS is defined ($0.35 \cdot IOVDD$) before more than the time of T_{ACCS} with respect to the point where D0 ~ D7 are defined ($0.65 \cdot IOVDD$ or $0.35 \cdot IOVDD$).
- In the case of /RD : The status that /RD is defined ($0.35 \cdot IOVDD$) before more than the time of T_{ACCRD} with respect to the point where D0 ~ D7 are defined ($0.65 \cdot IOVDD$ or $0.35 \cdot IOVDD$).
- In the case of A0 : The status that A0 is defined ($0.35 \cdot IOVDD$ or $0.65 \cdot IOVDD$) before more than the time of T_{ACCA0} with respect to the point where D0 ~ D7 are defined ($0.65 \cdot IOVDD$ or $0.35 \cdot IOVDD$).



(*2) “~ sufficient hold time” means.

- At T_{DHRD} measurement: The status that the enable time of A0 and /CS pins input are secured more than 0ns with respect to the point where D0 ~ D7 can not hold valid data.
- At T_{DHCS} measurement: The status that the enable time of A0 and /RD pins input are secured more than 0ns with respect to the point where D0 ~ D7 can not hold valid data.
- At T_{DHA0} measurement: The status that the enable time of /CS and /RD pins input are secured more than 0ns with respect to the point where D0 ~ D7 can not hold valid data.

(Example: At T_{DHRD} measurement)



■ Analog characteristics

Conditions of $T_{OP}=25^{\circ}C$, $VDD=3.00V$, $IOVDD=1.80V$, and $SPVDD=3.60V$ apply to all items.

○ SP amplifier

Item	Min.	Typical	Max.	Unit
Gain setting (fixed)		± 2		times
Min. load resistance (RL)		8		Ω
Max. output voltage amplitude (RL=8 Ω)		6.0		Vp-p
Max. output power (RL=8 Ω , THD+N \leq 1.0%)		580		mW
THD + N (RL=8 Ω , f=1 kHz, output = 400mW)		0.025		%
Noise at no signal (A-filter: weighting filter)		-90		dBV
PSRR (f=1 kHz)		90		dB
Amplitude center potential (VSEL2, VSEL1 =0, 0)		$0.6 \times VDD$		V
(VSEL2, VSEL1 =0, 1)		$0.5 \times VDD$		V
(VSEL2, VSEL1 =1, 0)		$0.67 \times VDD$		V
Differential output voltage		10	50	mV
Max. load capacity connectable to SPOUT1 and SPOUT2 pin (*)			1000	pF

(*) : The maximum of 1000pF can be connected to SPOUT1 pin, and the maximum of 1000pF can be connected to SPOUT2 pin.

○ EQ amplifier

Item	Min.	Typical	Max.	Unit
Gain settable range			30	dB
Max. output voltage amplitude		2.7		Vp-p
THD + N (f=1 kHz)			0.05	%
Noise at no signal (A-filter)		-90		dBV
Input impedance	10			M Ω
Feedback resistance between EQ2 and EQ3	20			k Ω

○ SP Volume

Item	Min.	Typical	Max.	Unit
Volume setting range	-30		0	dB
Volume step width		1		dB
THD + N (f=1 kHz)			0.05	%

○ EQ Volume

Item	Min.	Typical	Max.	Unit
Volume setting range	-30		0	dB
Volume step width		1		dB
Noise at no signal (A-filter)		-90		dBV
Max. output current	120			μA
Max. output voltage amplitude		1.5		Vp-p
Output impedance		300	600	Ω

○ HP Volume

Item	Min.	Typical	Max.	Unit
Volume setting range	-30		0	dB
Volume step width		1		dB
Noise at no signal (A-filter)		-90		dBV
Max. output current	120			μA
Max. output voltage amplitude		1.5		Vp-p
Output impedance		300	600	Ω

○ VREF

Item	Min.	Typical	Max.	Unit
VREF voltage		0.5×VDD		V


○ DAC

Item	Min.	Typical	Max.	Unit
Resolution		16		Bit
Full scale output voltage		1.5		Vp-p
THD+N (f= 1 kHz)			0.5	%
Noise at no signal (A-filter)		-85	-80	dBV
Frequency response (f=50Hz to 20 kHz)	-3.0 (*)		+0.5	dB

(*): Reduction of response in high frequency range caused by aperture effect

External dimensions of package

C-PK32QP-2



モールドコーナー形状は、この図面と若干異なるタイプのものもあります。
 カッコ内の寸法値は参考値とする。
 モールド外形寸法はバリを含まない。
 単位 (UNIT) : mm (millimeters)

The shape of the molded corner may slightly different from the shape in this diagram.
 The figure in the parenthesis () should be used as a reference.
 Plastic body dimensions do not include burr of resin.
 UNIT: mm

注) 表面実装LSIは保管条件及び、半田付けについての特別な配慮が必要です。
 詳しくはヤマハ代理店までお問い合わせ下さい。

Note: The LSIs for surface mount need special consideration on storage and soldering conditions.
 For detailed information, Please contact your nearest Yamaha agent.

IMPORTANT NOTICE

1. Yamaha reserves the right making changes both this products and this documents without notice. The information contained in this document has been carefully checked, and it is believed to be reliable; however, Yamaha assumes no responsibilities for inaccuracies and makes no commitment to update or to keep current information that is contained in this documents.
2. These Yamaha products are designed only for commercial and normal industrial application, and also they are not suitable for the other uses such as medical life support equipments, nuclear facilities, critical care equipments, or any other applications. The failure of the products could lead death, personal injury, or any environmental property damages.
3. YAMAHA ASSUMES NO LIABILITY FOR INCIDENTAL, CONSEQUENTIAL, SPECIAL DAMAGES, OR INJURY THAT MAY RESULT FROM MISAPPLICATION, IMPROPER USES, OR MISOPERATION OF THE PRODUCTS.
4. YAMAHA MAKES NO WARRANTY OR REPRESENTATION THAT THE PRODUCTS ARE SUBJECT TO INTELLECTUAL PROPERTY LICENSE FROM YAMAHA OR ANY THIRD PARTY, ALSO YAMAHA MAKES NO WARRANTY OR REPRESENTATION OF NON-INFRINGEMENT WITH RESPECT TO THE PRODUCTS. YAMAHA SPECIFICALLY EXCLUDES ANY LIABILITY TO THE CUSTOMER OR ANY THIRD PARTY ARISING FROM OR RELATED TO THE PRODUCTS' INFRINGEMENT OF ANY THIRD PARTY'S INTELLECTUAL PROPERTY RIGHTS, INCLUDING THE PATENT, COPYRIGHT, TRADEMARK, OR TRADE SECRET RIGHTS OF ANY THIRD PARTY.
5. EXAMPLES OF USE DESCRIBED HEREIN ARE MERELY TO INDICATE THE CHARACTERISTICS AND PERFORMANCE OF YAMAHA PRODUCTS. YAMAHA ASSUMES NO RESPONSIBILITY FOR ANY INTELLECTUAL PROPERTY CLAIMS OR OTHER PROBLEMS THAT MAY RESULT FROM APPLICATIONS BASED ON THE EXAMPLES DESCRIBED HEREIN. YAMAHA MAKES NO WARRANTY WITH RESPECT TO THE PRODUCTS, EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR USE AND TITLE.
6. YAMAHA MAKES THE UTMOST EFFORTS TO IMPROVE THE QUALITY AND RELIABILITY OF ITS PRODUCTS, HOWEVER, ALL SEMICONDUCTOR PRODUCTS FAIL WITH SOME PROBABILITY. THEREFORE, YAMAHA REQUIRES THAT SUFFICIENT CARE BE GIVEN TO ENSURE SAFE DESIGN IN CUSTOMER PRODUCTS SUCH AS REDUNDANT DESIGN, ANTI-CONFLAGRATION DESIGN, AND DESIGN FOR PREVENTING MALFUNCTION IN ORDER TO PREVENT ACCIDENTS RESULTING IN INJURY OR DEATH, FIRE OR OTHER SOCIAL DAMAGE FROM OCCURRING AS A RESULT OF PRODUCT FAILURE.

Notice

The specifications of this product are subject to improvement changes without prior notice.

AGENCY

————— **YAMAHA CORPORATION** —————

Address inquiries to:
Semiconductor Sales & Marketing Department

- **Head Office** 203, Matsunokijima, Toyooka-mura
Iwata-gun, Shizuoka-ken, 438-0192, Japan
Tel. +81-539-62-4918 Fax. +81-539-62-5054
- **Tokyo Office** 2-17-11, Takanawa, Minato-ku,
Tokyo, 108-8568, Japan
Tel. +81-3-5488-5431 Fax. +81-3-5488-5088
- **Osaka Office** 3-12-12, Minami Senba, Chuo-ku,
Osaka City, Osaka, 542-0081, Japan
Tel. +81-6-6252-6221 Fax. +81-6-6252-6229