



T-51-10-90

# Dual A/D Converter

**ELECTRICALLY TESTED PER:**  
MPG 1650 (-30°C to +85°C)

The 1650 is a very high speed comparator utilizing differential amplifier inputs to sense analog signals above or below a reference level. An output latch provides a unique sample-hold feature. The 1650 provides high impedance Darlington inputs, while the 1651 is a lower impedance option, with higher input slew rate and higher speed capability.

The clock inputs ( $\bar{C}_a$  and  $\bar{C}_b$ ) operate from MECL III or MECL 10,000 digital levels. When  $\bar{C}_a$  is at a logic high level,  $Q_0$  will be at a logic high level provided that  $V_1 > V_2$  ( $V_1$  is more positive than  $V_2$ ).  $\bar{Q}_0$  is the logic complement of  $Q_0$ . When the clock input goes to a low logic level, the outputs are latched in their present state.

- $P_D = 330$  mW typ/pkg (No Load)
- $t_{pd} = 3.5$  ns typ
- Input Slew Rate = 350 V/ $\mu$ s
- Differential Input Voltage Range: 5.0 V (-30°C to 85°C)
- Common Mode Range: -2.5 V to +3.0 V (-30°C to 85°C)
- Resolution:  $\leq 20$  mV (-30°C to 85°C)
- Drives 50  $\Omega$  lines

**PIN ASSIGNMENTS**

FUNCTION	DIL	FLATS	BURN-IN (CONDITION C)
GND	1	5	GND
$Q_0$	2	6	51 $\Omega$ to $V_{TT}$
$\bar{Q}_0$	3	7	51 $\Omega$ to $V_{TT}$
$\bar{C}_a$	4	8	GND
$V_{2a}$	5	9	$V_{TT}$
$V_{1a}$	6	10	GND
$V_{CC}$	7	11	$V_{CC}$
$V_{EE}$	8	12	$V_{EE}$
N.C.	9	13	OPEN
$V_{CC}$	10	14	$V_{CC}$
$V_{2b}$	11	15	$V_{TT}$
$V_{1b}$	12	16	GND
$\bar{C}_b$	13	1	GND
$Q_1$	14	2	51 $\Omega$ to $V_{TT}$
$\bar{Q}_1$	15	3	51 $\Omega$ to $V_{TT}$
GND	16	4	GND

**BURN - IN CONDITIONS:**  
 $V_{TT} = -1.8$  V MAX/ -2.2 V MIN  
 $V_{EE} = -5.7$  V MAX/ -4.7 V MIN  
 $V_{CC} = +5.0$  V MAX/ +4.5 V MIN

## Military 1650





**AVAILABLE AS**

- 1) JAN: N/A
- 2) SMD: N/A
- 3) 883: N/A
- 4) 1650/BXA \*

X = CASE OUTLINE AS FOLLOWS:

PACKAGE: CERDIP: E  
CERFLAT: F

\* 883 Processing (Non-Compliant)



T-51-10-90

ABSOLUTE MAXIMUM RATINGS:	Symbol	Min	Max	Unit
Power Supply Voltage	$V_{CC}$ $V_{EE}$		+ 6.0 - 6.0	Vdc
Analog Input Voltage	$V_{IN}$		- 3.0 to + 3.0	Vdc
Gate Input Voltage	$V_{IN}$		0 to $V_{EE}$	Vdc
Storage Temperature Range	$T_{stg}$	- 55	+ 125	°C
Operating Temperature Range	$T_A$	- 30	+ 85	°C




Figure 1. Circuit Schematic

TRUTH TABLE			
$\bar{C}$	$V_1, V_2$	$Q_{0n+1}$	$\bar{Q}_{0n+1}$
H	$V_1 > V_2$	H	L
H	$V_1 < V_2$	L	H
L	$\phi \phi$	$Q_{0n}$	$\bar{Q}_{0n}$

$\phi$  = Don't Care

T-51-10-90





Figure 2. Test Circuit Waveforms



50  $\Omega$  termination to ground located in each channel input. All input and output cables to the scope are equal lengths of 50  $\Omega$  coaxial cable.

Figure 3. Clock Enable Time Test Circuit




Figure 4. Analog Signal Positive and Negative Skew Case

- Clock enable time = minimum time between analog and clock signal such that output switches, and  $t_{pd}$  (analog to Q) is not degraded by more than 500 ps.
- - - Clock aperture time = time difference between clock enable time and time that output does not switch and  $V$  is less than 150 mV.

NOTE: All power supply and logic levels are shown shifted 2.0 volts positive.




Figure 5. Threshold Pulse Diagram

1650  
QUIESCENT LIMIT TABLE

Test Temperature	Test Voltage Values (Volts)											
	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IHA</sub>	V <sub>ILA</sub>	V <sub>VEE</sub>	V <sub>CC</sub>	V <sub>A1</sub>	V <sub>A2</sub>	V <sub>A3</sub>	V <sub>A4</sub>	V <sub>A5</sub>	V <sub>A6</sub>
T <sub>A</sub> = 25 °C	-0.81	-1.85	-1.095	-1.485	-5.2	+5.0	+0.02	-0.02	+3.0	+2.98	-2.5	-2.48
T <sub>A</sub> = 85 °C	-0.70	-1.83	-1.025	-1.440	-5.2	+5.0	+0.02	-0.02	+3.0	+2.98	-2.5	-2.48
T <sub>A</sub> = -30 °C	-0.875	-1.89	-1.180	-1.515	-5.2	+5.0	+0.02	-0.02	+3.0	+2.98	-2.5	-2.48

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW									
		+ 25 °C			+ 85 °C				- 30 °C			Pinouts referenced are for DIL package, check Pin Assignments Output Load = 50 Ω to -2.0 V						
		Subgroup 1		Subgroup 2		Subgroup 3												
	Functional Parameters:	Min	Max	Min	Max	Min	Max		V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IHA</sub>	V <sub>ILA</sub>	V <sub>CC</sub>	V <sub>VEE</sub>	V <sub>A1-6</sub>	GND	P.U.T.	
V <sub>OH</sub>	High Output Voltage	-0.96	-0.81	-0.89	-0.7	-1.045	-0.875	V	4, 13				7, 10	8	5, 6, 11, 12	1, 5, 6, 16	2, 3, 14, 15	
V <sub>OL</sub>	Low Output Voltage	-1.85	-1.62	-1.83	-1.575	-1.89	-1.65	V	4, 13				7, 10	8	5, 6, 11, 12	1, 5, 6, 16	2, 3, 14, 15	
V <sub>OHA</sub>	High Output Voltage	-0.98	-0.81	-0.91	-0.7	-1.065	-0.875	V		4, 6, 12, 13	4, 13	4, 13	7, 10	8	6, 12	1, 5, 6, 16	2, 3, 14, 15	
V <sub>OLA</sub>	Low Output Voltage	-1.85	-1.6	-1.83	-1.555	-1.89	-1.63	V		4, 6, 12, 13	4, 13	4, 13	7, 10	8	6, 12	1, 5, 6, 16	2, 3, 14, 15	
I <sub>IN</sub>	Input Current		10					μA	4, 13	4, 13			7, 10	8	5, 6, 11, 12	1, 5, 6, 11, 12, 16	5, 6, 11, 12	
I <sub>INH</sub>	Input Current High		350					μA	4, 13	4, 13			7, 10	8	5, 11	1, 6, 12, 16	4, 13	
I <sub>L</sub>	Leakage Current	-7.0						μA	4, 13	4, 13			7, 10	8	5, 6, 11, 12	1, 5, 6, 11, 12, 16	5, 6, 11, 12	

T-51-10-90



T-51-10-90

1650  
QUIESCENT LIMIT TABLE

Test Temperature	Test Voltage Values (Volts)											
	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IHA</sub>	V <sub>ILA</sub>	V <sub>EE</sub>	V <sub>CC</sub>	V <sub>A1</sub>	V <sub>A2</sub>	V <sub>A3</sub>	V <sub>A4</sub>	V <sub>A5</sub>	V <sub>A6</sub>
T <sub>A</sub> = 25 °C	-0.81	-1.85	-1.095	-1.485	-5.2	+5.0	+0.02	-0.02	+3.0	+2.98	-2.5	-2.48
T <sub>A</sub> = 85 °C	-0.70	-1.83	-1.025	-1.440	-5.2	+5.0	+0.02	-0.02	+3.0	+2.98	-2.5	-2.48
T <sub>A</sub> = -30 °C	-0.875	-1.89	-1.180	-1.515	-5.2	+5.0	+0.02	-0.02	+3.0	+2.98	-2.5	-2.48

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW										
		+ 25 °C		+ 85 °C		- 30 °C			Pinouts referenced are for DIL package, check Pin Assignments Output Load = 50 Ω to - 2.0 V										
		Subgroup 1	Subgroup 2	Subgroup 1	Subgroup 2	Subgroup 1	Subgroup 2		V <sub>IH</sub>	V <sub>IL</sub>	V <sub>CC</sub>	V <sub>EE</sub>	V <sub>A1-6</sub>	GND	P.U.T.				
I <sub>NL</sub>	Leakage Current Low	Min	Max	Min	Max	Min	Max	μA					4, 13	4, 13	7, 10	8	5, 11	1, 6, 12, 16	4, 13
I <sub>EE</sub>	Power Supply Drain Current							mA					4, 13		7, 10	8	6, 12	1, 5, 11, 16	8
* I <sub>CC</sub>	Power Supply Drain Off		+25					mA					4, 13		7, 10	8	6, 12	1, 5, 11, 16	7, 10

\* I<sub>CC</sub> = Total current to pin 7 and 10 tied together.

**1650  
QUIESCENT LIMIT TABLE**

Test Temperature	Test Voltage Values (Volts)						Test Voltage Values (Volts)			
	V <sub>H</sub>	V <sub>G</sub>	V <sub>B1</sub>	V <sub>B2</sub>	V <sub>B3</sub>	V <sub>VEA</sub>	V <sub>VCC</sub>	P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>
T <sub>A</sub> = 25 °C	+1.11	+2.0	-0.4	+2.0	+4.9	+7.0	-3.2	+2.10	+5.0	-0.30
T <sub>A</sub> = 85 °C	+1.19	+2.0	-0.4	+2.0	+4.9	+7.0	-3.2	+2.0	+4.9	-0.40
T <sub>A</sub> = -30 °C	+1.04	+2.0	-0.4	+2.0	+4.9	+7.0	-3.2	+1.9	+4.8	-0.50

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW										
		+ 25 °C		+ 85 °C		- 30 °C			Pinouts referenced are for DIL package, check Pin Assignments Output Load = 50 Ω to GND										
		Subgroup 9		Subgroup 10		Subgroup 11			V <sub>H</sub>	V <sub>G</sub>	V <sub>B1</sub>	V <sub>B2</sub>	V <sub>B3</sub>	V <sub>VCC</sub>	V <sub>VEA</sub>	P <sub>1-3</sub>	P <sub>U,I/A/OUT</sub>		
t <sub>TLH</sub>	Functional Parameters:	Min	1.0	3.7	1.0	1.0	3.9	1.0	3.5	ns	4, 13	1, 16	5, 12	5, 12	5, 12	7, 10	8	4, 6, 11, 13	2, 3, 14, 15
t <sub>THL</sub>		Max	1.0	3.0	1.0	3.3	1.0	3.0	3.0	ns	4, 13	1, 16	5, 12	5, 12	5, 12	7, 10	8	4, 6, 11, 13	2, 3, 14, 15
t <sub>pd(1)</sub>		Min	2.0	5.0	2.0	5.7	2.0	5.0	5.0	ns	4, 13	1, 16	5, 12	5, 12	5, 12	7, 10	8	4, 6, 11, 13	2, 3, 14, 15
t <sub>pd(1)</sub>		Max	2.0	5.0	2.0	5.7	2.0	5.0	5.0	ns	4, 13	1, 16	5, 12	5, 12	5, 12	7, 10	8	4, 6, 11, 13	2, 3, 14, 15
t <sub>pd(2)</sub>		Min	2.0	5.2	2.0	6.2	2.0	5.2	5.2	ns	4, 13	1, 16	5, 12	5, 12	5, 12	7, 10	8	4, 6, 11, 13	2, 3, 14, 15
t <sub>pd(2)</sub>		Max	2.0	5.2	2.0	6.2	2.0	5.2	5.2	ns	4, 13	1, 16	5, 12	5, 12	5, 12	7, 10	8	4, 6, 11, 13	2, 3, 14, 15
t <sub>setup</sub>	Setup Time		2.5		2.5		2.5	2.5	ns	4, 13	1, 16	5, 12	5, 12	5, 12	7, 10	8	4, 6, 11, 13	2, 3, 14, 15	

T-51-10-90

