

SILICON STACKED GATE CMOS

262,144 WORD x 8 BIT CMOS MASK ROM

Description

The TC532000AP/AF is a 2,097,152 bit read only memory organized as 262,144 words by 8 bits.

The TC532000AP/AF is fabricated using Toshiba's advanced CMOS technology which results in high speed and low power features: an access time of 150ns, an operating current of 40mA at 6.7MHz, and a standby current of 20 μ A.


The TC532000AP/AF has a programmable chip enable input (CE/CE) for device selection.

The TC532000AP/AF is packaged in a standard 600mil 32-pin DIP or 525mil 32-pin SOP.

Features

- Single 5V power supply
- Access time : 150ns (max.)
- Power dissipation
 - Operating current : 40mA (max.)
 - Standby current : 20 μ A (max.)
- Inputs and outputs TTL compatible
- Three state outputs
- Fully static operation
- Programmable chip enable
- Package
 - TC532000AP : DIP32-P-600
 - TC532000AF : SOP32-P-525


Pin Connection (Top View)



Pin Names

A0 ~ A17	Address Inputs
D0 ~ D7	Data Outputs
OE	Output Enable Input
CE/CE	Chip Enable Input
V _{DD}	Power Supply Voltage (+5V)
GND	Ground
NC	No Connection

Block Diagram



Operating Mode

MODE	CE (CE)	OE	A0 - 17	OUTPUTS	POWER
Read	L(H)	L	Valid	Data Out	Operating
Standby	H(L)	*	*	High-Z	Standby
Output Deselect	L(H)	H	*	High-Z	Operating

H = V_{IH} , L = V_{IL} , * = V_{IH} or V_{IL}

Maximum Ratings

SYMBOL	ITEM	RATING	UNIT
V_{DD}	Power Supply Voltage	-0.5 ~ 7.0	V
V_{IN}	Input Voltage	-0.5 ~ V_{DD}	
V_{OUT}	Output Voltage	0 ~ V_{DD}	
P_D	Power Dissipation	1.0/0.6*	W
T_{STRG}	Storage Temperature	-55 ~ 150	°C
T_{OPR}	Operating Temperature	0 ~ 70	
T_{SOLDER}	Soldering Temperature • Time	260 • 10	

* SOP

DC Recommended Operating Conditions

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	–	V _{DD} + 0.3	
V _{IL}	Input Low Voltage	-0.3	–	0.8	

DC Characteristics (Ta = 0 ~ 70°C, V_{DD} = 5V±10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	MAX.	UNIT
I _{LI}	Input Leakage Current	V _{IN} = 0 ~ V _{DD}	–	±1.0	μA
I _{LO}	Output Leakage Current	\overline{CE} = V _{IH} , V _{OUT} = 0 ~ V _{DD}	–	±5.0	
I _{OH}	Output High Current	V _{OH} = 2.4V	-1.0	–	mA
I _{OL}	Output Low Current	V _{OL} = 0.4V	2.0	–	
I _{DDS1}	Standby Current	\overline{CE} = V _{IH}	–	2	μA
I _{DDS2}		\overline{CE} = V _{DD} and V _{IN} = 0V/V _{DD}	–	20	
I _{DDO1}	Operating Current	V _{IN} = V _{IH} /V _{IL} , t _{cycle} = 150ns	–	50	mA
I _{DDO2}		V _{IN} = V _{DD} /0V, t _{cycle} = 150ns	–	40	

AC Characteristics (Ta = 0 ~ 70°C, V_{DD} = 5V±10%)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
t _{CYC}	Cycle Time	150	–	ns
t _{ACC}	Address Access Time	–	150	
t _{CE}	Chip Enable Access Time	–	150	
t _{OE}	Output Enable Access Time	–	70	
t _{CED}	Output Disable Time from \overline{CE}	0	60	
t _{OED}	Output Disable Time from \overline{OE}	0	60	
t _{OH}	Output Hold Time	5	–	

AC Test Conditions

Input Pulse Levels	2.4V/0.6V
Input Pulse Rise and Fall Times	5ns max.
Input Timing Measurement Reference Levels	2.2V/0.8V
Output Timing Measurement Reference Levels	2.0V/0.8V
Output Load	1 TTL Gate and C _L = 100 pF

Capacitance* (Ta = 25°C, f = 1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V	–	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	–	10	

*This parameter is periodically sampled and is not 100% tested.

Timing Waveforms

