

74AC/ACT11280 9-Bit Odd/Even Parity Generator/Checker

Product Specification

ACL Products

FEATURES

- Word length easily expanded by cascading
- Output capability: $\pm 24\text{mA}$
- CMOS (AC) and TTL (ACT) voltage level inputs
- 50Ω incident wave switching
- Center-pin V_{CC} and ground configuration to minimize high-speed switching noise
- I_{CC} category: MSI


DESCRIPTION

The 74AC/ACT11280 high-performance CMOS devices combine very high speed and high output drive comparable to the most advanced TTL families.

The 74AC/ACT11280 9-bit parity generator or checker is commonly used to detect errors in high-speed data transmission or data retrieval systems. Both Even and Odd parity outputs are available for generating or checking even or odd parity on up to 9 bits.

The Even parity output (Σ_E) is High when an even number of Data inputs ($I_0 - I_8$) are High. The Odd parity output (Σ_O) is High when an odd number of Data inputs are High.

PIN CONFIGURATION



June 20, 1989

GENERAL INFORMATION

SYMBOL	PARAMETER	CONDITIONS $T_A = 25^\circ\text{C}; \text{GND} = 0\text{V};$ $V_{CC} = 5.0\text{V}$	TYPICAL		UNIT
			AC	ACT	
t_{PLH}/t_{PHL}	Propagation delay I_n to Σ_n	$C_L = 50\text{pF}$	6.4	7.3	ns
C_{PD}	Power dissipation capacitance ¹	$f = 1\text{MHz}; C_L = 50\text{pF}$	55	65	pF
C_{IN}	Input capacitance	$V_I = 0\text{V}$ or V_{CC}	3.5	3.5	pF
I_{LATCH}	Latch-up current	Per Jeduc Jc40.2 Standard 17	500	500	mA

Note:

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_I + \sum (C_L \times V_{CC}^2 \times f_O) \text{ where:}$$

f_I = input frequency in MHz, C_L = output load capacitance in pF,

f_O = output frequency in MHz, V_{CC} = supply voltage in V,


$\sum (C_L \times V_{CC}^2 \times f_O)$ = sum of outputs

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE
14-pin plastic DIP (300mil-wide)	-40°C to +85°C	74AC11280N 74ACT11280N
14-pin plastic SO (150mil-wide)	-40°C to +85°C	74AC11280D 74ACT11280D


Expansion to larger word sizes is accomplished by tying the Even outputs of up to nine parallel devices to the data inputs of the final stage.

LOGIC SYMBOL



5-339

LOGIC SYMBOL (IEEE/IEC)




853-1013 96898

9-Bit Odd/Even Parity Generator/Checker

74AC/ACT11280

LOGIC DIAGRAM



PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
2, 1, 14, 13, 12, 10, 9, 8, 7	$I_0 - I_8$	Data inputs
5	Σ_E	Even parity output
3	Σ_O	Odd parity output
4	GND	Ground (0V)
11	V_{CC}	Positive supply voltage

FUNCTION TABLE

INPUTS Number of High Data Inputs ($I_0 - I_8$)	OUTPUTS	
	Σ_E	Σ_O
Even - 0, 2, 4, 6, 8	H	L
Odd - 1, 3, 5, 7, 9	L	H

H = High voltage level
L = Low voltage level

9-Bit Odd/Even Parity Generator/Checker

74AC/ACT11280

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	74AC11280			74ACT11280			UNIT
		Min	Nom	Max	Min	Nom	Max	
V_{CC}	DC supply voltage	3.0 ¹	5.0	5.5	4.5	5.0	5.5	V
V_I	Input voltage	0		V_{CC}	0		V_{CC}	V
V_O	Output voltage	0		V_{CC}	0		V_{CC}	V
$\Delta t/\Delta v$	Input transition rise or fall rate	0		10	0		10	ns/V
T_A	Operating free-air temperature	-40		+85	-40		+85	°C

NOTE:

1. No electrical or switching characteristics are specified at $V_{CC} < 3V$. Operation between 2V and 3V is not recommended, but within that range, a device output will maintain a previously established logic state.

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	PARAMETER	TEST CONDITIONS	RATING	UNIT
V_{CC}	DC supply voltage		-0.5 to +7.0	V
I_{IK} or V_I	DC input diode current ²	$V_I < 0$	-20	mA
		$V_I > V_{CC}$	20	
	DC input voltage		-0.5 to $V_{CC} + 0.5$	V
I_{OK} or V_O	DC output diode current ²	$V_O < 0$	-50	mA
		$V_O > V_{CC}$	50	
	DC output voltage		-0.5 to $V_{CC} + 0.5$	V
I_O	DC output source or sink current per output pin	$V_O = 0$ to V_{CC}	±50	mA
I_{CC} or I_{GND}	DC V_{CC} current		±100	mA
	DC ground current		±100	
T_{STG}	Storage temperature		-65 to 150	°C
P_{TOT}	Power dissipation per package Plastic DIP	Above 70°C: derate linearly by 8mW/K	500	mW
	Power dissipation per package Plastic surface mount (SO)	Above 70°C: derate linearly by 6mW/K	400	mW

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

9-Bit Odd/Even Parity Generator/Checker

74AC/ACT11280

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	V _{CC}	74AC11280				74ACT11280				UNIT	
				T _A = +25°C		T _A = -40°C to +85°C		T _A = +25°C		T _A = -40°C to +85°C			
				Min	Max	Min	Max	Min	Max	Min	Max		
V _{IH}	High-level input voltage		3.0	2.10		2.10						V	
			4.5	3.15		3.15		2.0		2.0			
			5.5	3.85		3.85		2.0		2.0			
V _{IL}	Low-level input voltage		3.0		0.90		0.90					V	
			4.5		1.35		1.35		0.8		0.8		
			5.5		1.65		1.65		0.8		0.8		
V _{OH}	High-level output voltage	V _I = V _{IL} or V _{IH}	I _{OH} = -50μA	3.0	2.9		2.9					V	
				4.5	4.4		4.4		4.4		4.4		
				5.5	5.4		5.4		5.4		5.4		
			I _{OH} = -4mA	3.0	2.58		2.48						
				4.5	3.94		3.8		3.94		3.8		
				5.5	4.94		4.8		4.94		4.8		
				5.5			3.85				3.85		
V _{OL}	Low-level output voltage	V _I = V _{IL} or V _{IH}	I _{OL} = 50μA	3.0		0.1		0.1				V	
				4.5		0.1		0.1		0.1			0.1
				5.5		0.1		0.1		0.1			0.1
			I _{OL} = 12mA	3.0	0.36		0.44						
				4.5	0.36		0.44		0.36		0.44		
			I _{OL} = 24mA	3.0	0.36		0.44		0.36		0.44		
				5.5	0.36		0.44		0.36		0.44		
I _{OL} = 75mA ¹	5.5			1.65				1.65					
I _I	Input leakage current	V _I = V _{CC} or GND	5.5		±0.1		±1.0		±0.1		±1.0	μA	
I _{CC}	Quiescent supply current	V _I = V _{CC} or GND, I _O = 0	5.5		8.0		8.0		8.0		8.0	μA	
ΔI _{CC}	Supply current, TTL inputs High ²	One input at 3.4V, other inputs at V _{CC} or GND	5.5						0.9		1.0	mA	

NOTES:

- Not more than one output should be tested at a time, and the duration of the test should not exceed 10ms.
- This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0V or V_{CC}.

9-Bit Odd/Even Parity Generator/Checker

74AC/ACT11280

AC ELECTRICAL CHARACTERISTICS AT 3.3V ±0.3V

SYMBOL	PARAMETER	WAVEFORM	74AC11280					UNIT
			T _A = +25°C			T _A = -40°C to +85°C		
			Min	Typ	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay I _n to Σ _E	1	1.5	9.8	13.5	1.5	14.9	ns
t _{PLH} t _{PHL}	Propagation delay I _n to Σ _O	1	1.5	10.5	13.9	1.5	15.4	
t _{PLH} t _{PHL}	Propagation delay I _n to Σ _O	1	1.5	9.9	13.8	1.5	15.1	ns
t _{PLH} t _{PHL}	Propagation delay I _n to Σ _E	1	1.5	10.6	14.4	1.5	15.6	


AC ELECTRICAL CHARACTERISTICS AT 5.0V ±0.5V

SYMBOL	PARAMETER	WAVEFORM	74AC11280					UNIT
			T _A = +25°C			T _A = -40°C to +85°C		
			Min	Typ	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay I _n to Σ _E	1	1.5	5.9	9.1	1.5	10.1	ns
t _{PLH} t _{PHL}	Propagation delay I _n to Σ _O	1	1.5	6.7	9.9	1.5	10.9	
t _{PLH} t _{PHL}	Propagation delay I _n to Σ _O	1	1.5	6.0	9.3	1.5	10.3	ns
t _{PLH} t _{PHL}	Propagation delay I _n to Σ _E	1	1.5	6.8	10.3	1.5	11.1	

AC ELECTRICAL CHARACTERISTICS AT 5.0V ±0.5V

SYMBOL	PARAMETER	WAVEFORM	74ACT11280					UNIT
			T _A = +25°C			T _A = -40°C to +85°C		
			Min	Typ	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay I _n to Σ _E	1	1.5	6.8	10.8	1.5	11.9	ns
t _{PLH} t _{PHL}	Propagation delay I _n to Σ _O	1	1.5	7.7	11.6	1.5	12.8	
t _{PLH} t _{PHL}	Propagation delay I _n to Σ _O	1	1.5	6.9	10.9	1.5	11.8	ns
t _{PLH} t _{PHL}	Propagation delay I _n to Σ _E	1	1.5	7.6	11.4	1.5	12.8	

AC WAVEFORMS




9-Bit Odd/Even Parity Generator/Checker

74AC/ACT11280

WAVEFORM CONDITIONS

	INPUTS	OUTPUTS
AC	$V_{IN} = \text{GND to } V_{CC}$ $V_M = 50\% V_{CC}$	$V_{OUT} = V_{OL} \text{ to } V_{OH}$
ACT	$V_{IN} = \text{GND to } 3.0\text{V}$ $V_M = 1.5\text{V}$	$V_M = 50\% V_{CC}$

TEST CIRCUIT



Test Circuit

DEFINITIONS

C_L = Load capacitance, 50pF; includes jig and probe capacitance

R_L = Load resistor, 500 Ω

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators

Input pulses: $PRR \leq 10\text{MHz}$

$t_r = t_f = 3\text{ns}$