

M5M5259CP,J-15,-20,-25,-35, -20L,-25L,-35L

262144-BIT (65536-WORD BY 4-BIT) CMOS STATIC RAM (WITH $\overline{OE}$)

DESCRIPTION

The M5M5259C is a family of 65536 word by 4-bit static RAMs with $\overline{OE}$ input, fabricated with the high-performance CMOS silicon-gate MOS process and designed for high-speed application. These devices operate on a single 5V supply, and are directly TTL compatible. They include a power-down feature as well.

FEATURES

- Fast access time M5M5259CP,J-15..... 15ns(max)
M5M5259CP,J-20,20L..... 20ns(max)
M5M5259CP,J-25,25L..... 25ns(max)
M5M5259CP,J-35,35L..... 35ns(max)
- Low power dissipation Active..... 350mW(typ)
Stand by(-15,-20,-25,-35)5mW(typ)
Stand by(-20L,-25L,-35L) 50 μ W(typ)
- Power down by $\overline{S}$
- Single 5V power supply
- Fully static operation
Requires neither external clock nor refreshing
- All inputs and output are directly TTL compatible
- Easy memory expansion by chip-select ($\overline{S}$) input
- $\overline{OE}$ Prevents data contention in the I/O bus
- All address inputs are changeable with each other


APPLICATION

High-speed memory systems

FUNCTION

A write operation is executed during the $\overline{S}$ low and $\overline{W}$ low overlap time. In this period, address signals must be stable. When $\overline{W}$ is low, the DQ terminal is maintained in the high impedance state.

PIN CONFIGURATION (TOP VIEW)




In a read operation, after setting $\overline{W}$ to high $\overline{S}$ and $\overline{OE}$ to low if the address signals are stable, the data is available at the DQ terminal.

When $\overline{S}$ is high, the chip is in the non-selectable state, disabling both reading and writing. In this case the output is in the floating (high-impedance) state, useful for OR-ties with other devices.

Setting the $\overline{OE}$ at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.

Signal $\overline{S}$ controls the power-down feature. When $\overline{S}$ goes high, power dissipation is reduced extremely. The access time from $\overline{S}$ is equivalent to the address access time.

BLOCK DIAGRAM



M5M5259CP,J-15,-20,-25,-35,-20L,-25L,-35L

262144-BIT (65536-WORD BY 4-BIT) CMOS STATIC RAM (WITH $\overline{OE}$)

MODE SELECTION

S	W	$\overline{OE}$	Mode	Data input	Data output	I _{cc}
H	X	X	Non selection	High-impedance	High-impedance	Stand by
L	L	X	Write	Din	High-impedance	Active
L	H	L	Read	High-impedance	Dout	Active
L	H	H		High-impedance	High-impedance	Active

H: V_{IH} L: V_{IL} X: V_{IL} or V_{IH}

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{cc}	Supply voltage	With respect to GND	- 3.5* ~ 7	V
V _i	Input voltage		- 3.5* ~ 7	V
V _o	Output voltage		- 3.5* ~ 7	V
P _d	Maximum power dissipation		1	W
T _{opr}	Operating temperature		0~70	°C
T _{stg(bias)}	Storage temperature (bias)		- 10~85	°C
T _{stg}	Storage temperature		- 65~150	°C

* Pulse width ≤ 10ns, In case of DC: - 0.5V

DC ELECTRICAL CHARACTERISTICS (T_a = 0~70°C, V_{cc} = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{IH}	High-level input voltage		2.2		V _{cc} +0.3	V
V _{IL}	Low-level input voltage		- 0.5*		0.8	V
V _{OH}	High-level output voltage	I _{OH} = - 4mA	2.4			V
V _{OL}	Low-level output voltage	I _{OL} = 8mA			0.4	V
I _i	Input current	V _i = 0~V _{cc}			2	μA
I _{oz}	Off-state output current	V _{i(S)} = V _{IH} , V _o = 0~V _{cc}			10	μA
I _{cc1}	Supply current from V _{cc}	V _{i(S)} = V _{IL} Output open	AC(15ns cycle)		130	mA
			AC(20, 25, 35ns cycle)		120	
			DC	70	85	
I _{cc2}	Stand by current	V _{i(S)} = V _{IH}	AC(15ns cycle)		50	mA
			AC(20, 25, 35ns cycle)		40	
			Other V _i ≥ V _{IH} or ≤ V _{IL}		30	
I _{cc3}	Stand by current	V _{i(S)} ≥ V _{cc} -0.2V Other V _i ≤ 0.2V or V _i ≥ V _{cc} -0.2V	-15,-20,25,35	1	10	mA
			-20L,-25L,-35L	10	100	

Note 1. Current flow into an IC is positive, out is negative.

* - 3.0V in case of AC (Pulse width ≤ 10ns)

CAPACITANCE

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _i	Input capacitance	V _i = GND, V _i = 25mVrms, f = 1MHz			5	pF
C _o	Output capacitance	V _o = GND, V _o = 25mVrms, f = 1MHz			7	pF

* C_i, C_o are periodically sampled and are not 100% tested

M5M5259CP,J-15,-20,-25,-35,-20L,-25L,-35L

262144-BIT (65536-WORD BY 4-BIT) CMOS STATIC RAM (WITH $\overline{OE}$)

AC ELECTRICAL CHARACTERISTICS (Ta = 0~70 °C, Vcc = 5V ± 10 %, unless otherwise noted)

(1) MEASUREMENT CONDITIONS

Input pulse levels $V_{IH} = 3V, V_{IL} = 0V$
Input rise and fall time..... 3ns
Input timing reference level
..... $V_{IH} = V_{IL} = 1.5V$
Output timing reference level
..... $V_{OH} = V_{OL} = 1.5V$
Output loads..... Fig.1; Fig.2




Fig.1 Output load





Fig. 2 Output load for t_{en}, t_{dis}

(2) READ CYCLE

Symbol	Parameter	Limits								Unit
		MSM5259C-15		MSM5259C-20,-20L		MSM5259C-25,-25L		MSM5259C-35,-35L		
		Min	Max	Min	Max	Min	Max	Min	Max	
tCR	Read cycle time	15		20		25		35		ns
tA(A)	Address access time		15		20		25		35	ns
tA(S)	Chip select access time		15		20		25		35	ns
tA(OE)	Output enable access time		8		10		12		15	ns
tV(A)	Data valid time after address	3		3		5		5		ns
tEn(S)	Output enable time after $\overline{S}$ low	3		3		5		5		ns
tDis(S)	Output disable time after $\overline{S}$ high	0	7	0	8	0	10	0	10	ns
tEn(OE)	Output enable time after $\overline{OE}$ low	0		0		0		0		ns
tDis(OE)	Output disable time after $\overline{OE}$ high	0	7	0	8	0	10	0	10	ns
tPU	Power-up time after chip selection	0		0		0		0		ns
tPD	Power-down time after chip deselection		15		20		25		35	ns

(3) TIMING DIAGRAMS FOR READ CYCLE

Read cycle 1




$\overline{W} = H$
 $\overline{S} = \overline{OE} = L$

M5M5259CP,J-15,-20,-25,-35,-20L,-25L,-35L

262144-BIT (65536-WORD BY 4-BIT) CMOS STATIC RAM (WITH $\overline{OE}$)


Read cycle 2 (Note 2)



Note 2. Addresses valid prior to or coincident with $\overline{S}$ transition low.

3. Transition is measured $\pm 500mV$ from steady state voltage with specified loading in Figure 2.

Read cycle 3 (Note 4)



Note 4. Addresses and $\overline{S}$ valid prior to $\overline{OE}$ transition low by $(t_{a(A)} - t_{a(OE)}, t_{a(S)} - t_{a(OE)})$.

(4) WRITE CYCLE


Symbol	Parameter	Limits								Unit
		M5M5259C-15		M5M5259C-20,-20L		M5M5259C-25,-25L		M5M5259C-35,-35L		
		Min	Max	Min	Max	Min	Max	Min	Max	
tcw	Write cycle time	15		20		25		35		ns
tsu(S)	Chip select setup time	12		15		20		30		ns
tsu(A)1	Address setup time 1(W CONTROL)	0		0		0		0		ns
tsu(A)2	Address setup time 2(S CONTROL)	0		0		0		0		ns
tw(W)	Write pulse width	12		15		20		25		ns
trec(W)	Write recovery time	0		0		0		0		ns
tsu(D)	Data setup time	7		8		10		15		ns
th(D)	Data hold time	0		0		0		0		ns
tdis(W)	Output disable time after W low	0	7	0	8	0	10	0	10	ns
ten(W)	Output enable time after W high	0		0		0		0		ns
tsu(A-WH)	Address to W high	12		15		20		30		ns
ten(OE)	Output enable time after OE low	0		0		0		0		ns
tdis(OE)	Output disable time after OE high	0	7	0	8	0	10	0	10	ns

M5M5259CP,J-15,-20,-25,-35,-20L,-25L,-35L


262144-BIT (65536-WORD BY 4-BIT) CMOS STATIC RAM (WITH $\overline{OE}$)

(5) TIMING DIAGRAMS FOR WRITE CYCLE

Write cycle 1 ($\overline{W}$ control mode)



Write cycle 2 ($\overline{S}$ control mode)



Note 5. Hatching indicates the state is don't care.

6. When the falling edge of $\overline{W}$ is simultaneous or prior to the falling edge of $\overline{S}$, the output is maintained in the high impedance.

7. t_{en} , t_{dis} are periodically sampled and are not 100% tested.

M5M5259CP,J-15,-20,-25,-35,-20L,-25L,-35L

262144-BIT (65536-WORD BY 4-BIT) CMOS STATIC RAM (WITH $\overline{OE}$)

POWER DOWN CHARACTERISTICS (Ta = 0~70 °C, Vcc = 5V ± 10 %, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{CC} (PD)	Power down supply voltage	V _{I(S)} ≥ V _{CC} - 0.2V V _I ≥ V _{CC} - 0.2V or 0V ≤ V _I ≤ 0.2V	2			V
V _{I(S)}	Chip select input voltage		V _{CC} -0.2			V
t _{su} (PD)	Power down setup time		0			ns
t _{rec} (PD)	Power down recovery time		-20L	20		ns
			-25L	25		
			-35L	35		
I _{CC} (PD)	Power down supply current	V _{CC} = 3.0V			50	μA
		V _{CC} = 5.5V			100	

Note 7. This is only M5M5259CP,J-20L,-25L,-35L.

TIMING WAVEFORM FOR POWER DOWN

