

DRAM

64K x 16 DRAM

FAST PAGE MODE

FEATURES

- Industry standard x16 pinouts, timing, functions and packages
- High-performance, CMOS silicon-gate process
- Single +5V±10% power supply
- Low power, 3mW standby; 225mW active, typical
- All device pins are fully TTL compatible
- 256-cycle refresh in 4ms
- Refresh modes: RAS-ONLY, CAS-BEFORE-RAS and HIDDEN
- Optional FAST PAGE MODE access cycle
- BYTE WRITE access cycle (MT4C1664 only)
- NONPERSISTENT MASKED WRITE access cycle (MT4C1665 only)

OPTIONS

- Timing
- 70ns access
- 80ns access
- 100ns access

MARKING


- Write Enable
Byte or Word - 7
Word only - 8
- 10
- Mask Enable
Not Available - 7
Always Available - 8
- 10
- Packages
Plastic SOJ (400mil) DJ
Plastic TSOP (400mil) TG
Plastic ZIP (475mil) Z

NOTE: Available in die form Please consult factory for die data sheets.

GENERAL DESCRIPTION

The MT4C1664/5 are randomly accessed solid-state memories containing 1,048,576 bits organized in a x16 configuration. The MT4C1664 has both BYTE and WORD WRITE access cycles while the MT4C1665 has only WORD WRITE access cycles.


The MT4C1664 functions in a similar manner to the MT4C1665 except that replacing WE with WEL and WEH allows for BYTE WRITE access cycles. WEL and WEH function in an identical manner to WE: either WEL or WEH



WIDE DRAM

FUNCTIONAL BLOCK DIAGRAM

WIDE DRAM



PIN DESCRIPTIONS

SOJ PIN NUMBERS	ZIP PIN NUMBERS	TSOP PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
14	24	16	\overline{RAS}	Input	ROW Address Strobe: \overline{RAS} is used to clock-in the 8 row address bits and strobe the \overline{WEL} , \overline{WEH} and DQ inputs for the MASKED WRITE function.
29	39	31	\overline{CAS}	Input	Column Address Strobe: \overline{CAS} is used to clock-in the 8 column address bits, enable the DRAM output buffers, and strobe the data inputs on WRITE cycles.
28	38	30	\overline{OE}	Input	Output Enable: \overline{OE} enables the output buffers when taken LOW during a READ access cycle. \overline{RAS} and \overline{CAS} must be LOW and \overline{WEL} and \overline{WEH} must be HIGH before \overline{OE} will control the output buffers. Otherwise the output buffers are in a High-Z state.
13	23	15	$\overline{WE}/\overline{WEL}^*$	Input	WRITE Enable Lower Byte: \overline{WEL} on MT4C1664 is \overline{WE} control for the DQ1 through DQ8 inputs. \overline{WE} on MT4C1665 controls DQ1 through DQ16 inputs. If (\overline{WEL} or \overline{WEH})/ \overline{WE} is LOW, the access is a WRITE cycle. The DQ outputs for the byte not being written will remain in a High-Z state (byte WRITE cycle only).
12	22	14	$\overline{NC}/\overline{WEH}^*$	Input	Write Enable Upper Byte: \overline{WEH} on MT4C1664 is \overline{WE} control for the DQ9 through DQ16 inputs. If (\overline{WEL} or \overline{WEH})/ \overline{WE} is LOW, the access is a WRITE cycle. This pin is a no connect on the MT4C1665 as it has only WORD WRITE access cycles.
15-19, 22-24	25-29, 34-36	17-21, 24-26	A0-A7	Input	Address Inputs: These inputs are multiplexed and clocked by \overline{RAS} and \overline{CAS} to select one 16-bit word out of the 64K available words.
2-9, 32-39	11, 12, 14-17, 2, 18, 19, 3-9	2-9, 36-43	DQ1-DQ16	Input/ Output	Data I/O: For WRITE cycles, DQ1-DQ16 act as inputs to the addressed DRAM location. BYTE WRITES can be performed by using \overline{WEL} or \overline{WEH} to select the byte to be written. For READ access cycles, DQ1-DQ16 act as outputs for the addressed DRAM location. All 16 I/Os are active for READ cycles (there is no BYTE READ cycle).
10, 25-27, 31	1, 20, 31, 32, 37	10, 27-29, 35	NC	-	No Connect: These pins should be either left unconnected or tied to ground.
1, 11, 20	13, 21, 30	1, 13, 22	Vcc	Supply	Power Supply: +5V \pm 10%
21, 30, 40	10, 33, 40	23, 32, 44	Vss	Supply	Ground

NOTE: *MT4C1665/MT4C1664

WIDE DRAM

FUNCTIONAL DESCRIPTION

Each bit is uniquely addressed through the 16 address bits during READ or WRITE cycles. These are entered 8 bits (A0-A7) at a time. RAS is used to latch the first 8 bits and CAS the latter 8 bits.

READ or WRITE cycles on the MT4C1665 are selected with the WE input while either WEL or WEH perform the "WE" on the MT4C1664. The MT4C1664 "WE" function is determined by the first BYTE WRITE (WEL or WEH) to transition LOW and the last one to transition back HIGH.

A logic HIGH on WE dictates READ mode while a logic LOW on WE dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of WE or CAS, whichever occurs last. Taking WEL LOW will initiate a WRITE cycle, selecting DQ1 through DQ16. If WE goes LOW prior to CAS going LOW, the output pin(s) remain open (High-Z) until the next CAS cycle. If WE goes LOW after CAS goes LOW and data reaches the output pins, data out (Q) is activated and retains the selected cell data as long as CAS and OE remain LOW (regardless of WE or RAS). This late WE pulse results in a READ-WRITE cycle.

The 16 data inputs and 16 data outputs are routed through 16 pins using common I/O, and pin direction is controlled by OE, WEL and WEH (MT4C1664) or WE (MT4C1665).

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A7) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by RAS followed by a column address strobed-in by CAS. CAS may be toggled-in by holding RAS LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning RAS HIGH terminates the FAST PAGE MODE operation.

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is also preconditioned for the next cycle during the RAS high time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE, RAS-ONLY, CAS-BEFORE-RAS, or HIDDEN refresh) so that all 256 combinations of RAS addresses (A0-A7) are executed at least every 4ms, regardless of sequence. The CAS-BEFORE-RAS refresh cycle will also

invoke the refresh counter and controller for row address control.

BYTE WRITE DESCRIPTION (MT4C1664 ONLY)

The BYTE WRITE mode is determined by the use of WEL and WEH. Enabling WEL will select a lower BYTE WRITE cycle (DQ1-DQ8) while enabling WEH will select an upper BYTE WRITE (DQ9-DQ16). Enabling both WEL and WEH selects a WORD WRITE cycle.

The MT4C1664 can be viewed as two 64K x 8 DRAMs which have common input controls, with the exception of the WE input. Figure 1 illustrates the MT4C1664 BYTE and WORD WRITE cycles.

MASKED WRITE DESCRIPTION (MT4C1665 ONLY)

Every WRITE access cycle can be a MASKED WRITE, depending on the state of WE at RAS time. A MASKED WRITE is selected when mask data is supplied on the DQ pins and WE is LOW at RAS time. The MT4C1665 is only word selectable when WE is LOW at RAS time (the MT4C1664 does not have MASKED WRITE cycle function).

The data (mask data) present on the DQ1-DQ16 inputs at RAS time will be written to an internal bit mask data register and will then act as an individual write enable for each of the corresponding DQ inputs. If a LOW (logic "0") is written to a mask data register bit, the input port for that bit is disabled during the following WRITE operation and no new data will be written to that DRAM cell location. A HIGH (logic "1") on a mask data register bit enables the input port and allows normal WRITE operations to proceed. At CAS time, the bits present on the DQ1-DQ16 inputs will be either written to the DRAM (if the mask data bit was HIGH) or ignored (if the mask data bit was LOW).

New mask data must be supplied each time a MASKED WRITE cycle is initiated, even if the previous cycle's mask was the same mask.

Figure 2 illustrates the MT4C1665* MASKED WRITE operation (Note: RAS or CAS time refers to the time at which RAS or CAS transition from HIGH to LOW).




Figure 1
MT4C1664 WORD AND BYTE WRITE EXAMPLE




Figure 2
MT4C1665 MASKED WRITE EXAMPLE

TRUTH TABLE: MT4C1664

FUNCTION	RAS	CAS	WEL	WEH	OE	ADDRESSES		DQs	NOTES	
						'R	'C			
Standby	H	H→X	X	X	X	X	X	High-Z		
READ	L	L	H	H	L	ROW	COL	Data Out		
WRITE: WORD (EARLY-WRITE)	L	L	L	L	X	ROW	COL	Data In		
WRITE: LOWER BYTE (EARLY)	L	L	L	H	X	ROW	COL	Lower Byte, Data In Upper Byte, High-Z		
WRITE: UPPER BYTE (EARLY)	L	L	H	L	X	ROW	COL	Lower Byte, High-Z Upper Byte, Data In		
READ-WRITE	L	L	H→L	H→L	L→H	ROW	COL	Data Out, Data In	1	
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	H	L	ROW	COL	Data Out	
	2nd Cycle	L	H→L	H	H	L	n/a	COL	Data Out	
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	L	X	ROW	COL	Data In	1
	2nd Cycle	L	H→L	L	L	X	n/a	COL	Data In	1
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	H→L	L→H	ROW	COL	Data Out, Data In	1
	2nd Cycle	L	H→L	H→L	H→L	L→H	n/a	COL	Data Out, Data In	1
HIDDEN REFRESH	READ	L→H→L	L	H	H	L	ROW	COL	Data Out	
	WRITE	L→H→L	L	L	L	X	ROW	COL	Data In	1, 2
RAS-ONLY REFRESH	L	H	X	X	X	ROW	n/a	High-Z		
CAS-BEFORE-RAS REFRESH	H→L	L	X	X	X	X	X	High-Z		

- NOTE:**
1. These cycles may also be byte WRITE cycles (either \overline{WEL} or \overline{WEH} active).
 2. EARLY-WRITE only.

WIDE DRAM

TRUTH TABLE: MT4C1665

WIDE DRAM

FUNCTION		RAS	CAS	WE	OE	ADDRESSES		DQs	NOTES
						'R	'C		
Standby		H	H→X	X	X	X	X	High-Z	
READ		L	L	H	L	ROW	COL	Data Out	
WRITE: WORD (EARLY-WRITE)		L	L	L	X	ROW	COL	Data In	1
READ-WRITE		L	L	H→L	L→H	ROW	COL	Data Out, Data In	1
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	L	ROW	COL	Data Out	
	2nd Cycle	L	H→L	H	L	n/a	COL	Data Out	
FAST-PAGE-MODE	1st Cycle	L	H→L	L	X	ROW	COL	Data In	1
EARLY-WRITE	2nd Cycle	L	H→L	L	X	n/a	COL	Data In	1
FAST-PAGE-MODE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data Out, Data In	1
READ-WRITE	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Data Out, Data In	1
HIDDEN REFRESH	READ	L→H→L	L	H	L	ROW	COL	Data Out	
	WRITE	L→H→L	L	L	X	ROW	COL	Data In	1, 2
RAS-ONLY REFRESH		L	H	X	X	ROW	n/a	High-Z	
CAS-BEFORE-RAS REFRESH		H→L	L	X	X	X	X	High-Z	

NOTE: 1. Data In will be dependent on the mask provided. Refer to Figure 2.
2. EARLY-WRITE only.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss	-1.0V to +7.0V
Operating Temperature, T _A (Ambient)	0°C to +70°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (0°C ≤ T_A ≤ 70°C; Vcc = 5V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	Vcc+1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT Any Input 0V ≤ V _{IN} ≤ Vcc (All other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS					
Output High Voltage (I _{OUT} = -2.5mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 2.1mA)	V _{OL}		0.4	V	

WIDE DRAM

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-7	-8	-10		
STANDBY CURRENT: (TTL) (RAS = CAS = V _{IH})	I _{CC1}	2	2	2	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = Vcc - 0.2V)	I _{CC2}	1	1	1	mA	25
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: ¹ RC = ¹ RC (MIN))	I _{CC3}	120	110	100	mA	3, 4, 31
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = V _{IL} , CAS, Address Cycling: ¹ PC = ¹ PC (MIN); ¹ CP, ¹ ASC = 10ns)	I _{CC4}	80	70	60	mA	3, 4, 31
REFRESH CURRENT: RAS-ONLY Average power supply current (RAS Cycling, CAS=V _{IH} : ¹ RC = ¹ RC (MIN))	I _{CC5}	120	110	100	mA	3, 31
REFRESH CURRENT: CAS-BEFORE-RAS Average power supply current (RAS, CAS, Address Cycling: ¹ RC = ¹ RC (MIN))	I _{CC6}	120	110	100	mA	3, 5

CAPACITANCE

(Note: 2)

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A7	C _{I1}		5	pF	2
Input Capacitance: RAS, CAS, (WEL, WEH)/ WE, OE	C _{I2}		7	pF	2
Input/Output Capacitance: DQ	C _{I0}		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) (0°C ≤ T_A ≤ +70°C; V_{CC} = 5V ± 10%)

AC CHARACTERISTICS PARAMETER	SYM	-7		-8		-10		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	130		145		170		ns	
READ-WRITE cycle time	^t RWC	175		185		220		ns	
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	45		50		60		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	95		100		120		ns	
Access time from RAS	^t RAC		70		80		100	ns	14
Access time from CAS	^t CAC		25		25		30	ns	15
Output Enable time	^t OE		25		25		30	ns	
Access time from column address	^t AA		40		45		50	ns	
Access time from CAS precharge	^t CPA		45		50		55	ns	
RAS pulse width	^t RAS	70	100,000	80	100,000	100	100,000	ns	
RAS pulse width (FAST PAGE MODE)	^t RASP	70	100,000	80	100,000	100	100,000	ns	
RAS hold time	^t RSH	20		20		25		ns	
RAS precharge time	^t RP	45		45		60		ns	
CAS pulse width	^t CAS	25	100,000	25	100,000	30	100,000	ns	
CAS hold time	^t CSH	70		80		100		ns	
CAS precharge time	^t CPN	10		10		15		ns	16
CAS precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	
RAS to CAS delay time	^t RCD	20	45	20	50	25	60	ns	17
CAS to RAS precharge time	^t CRP	5		5		5		ns	
Row address setup time	^t ASR	0		0		0		ns	
Row address hold time	^t RAH	10		10		10		ns	
RAS to column address delay time	^t RAD	15	35	15	40	15	50	ns	18
Column address setup time	^t ASC	0		0		0		ns	
Column address hold time	^t CAH	15		15		15		ns	
Column address hold time (referenced to RAS)	^t AR	55		60		70		ns	
Column address to RAS lead time	^t RAL	35		40		50		ns	
Read command setup time	^t RCS	0		0		0		ns	26
Read command hold time (referenced to CAS)	^t RCH	0		0		0		ns	19, 26
Read command hold time (referenced to RAS)	^t RRH	0		0		0		ns	19
CAS to output in Low-Z	^t CLZ	0		0		0		ns	

WIDE DRAM

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) (0°C ≤ T_A ≤ +70°C; V_{CC} = 5V ± 10%)


AC CHARACTERISTICS PARAMETER	SYM	-7		-8		-10		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Output buffer turn-off delay	t _{OFF}	0	20	0	20	0	20	ns	20, 30
Output disable time	t _{OD}		15		15		20	ns	30
Write command setup time	t _{WCS}	0		0		0		ns	21, 26
Write command hold time	t _{WCH}	15		15		15		ns	26
Write command hold time (referenced to $\overline{\text{RAS}}$)	t _{WCR}	50		55		65		ns	26
Write command pulse width	t _{WP}	15		15		15		ns	26
Write command to $\overline{\text{RAS}}$ lead time	t _{RWL}	20		20		20		ns	26
Write command to $\overline{\text{CAS}}$ lead time	t _{CWL}	20		20		20		ns	26
Data-in setup time	t _{DS}	0		0		0		ns	22
Data-in hold time	t _{DH}	15		15		20		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$)	t _{DHR}	50		55		65		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	t _{RWD}	90		100		125		ns	21
Column address to $\overline{\text{WE}}$ delay time	t _{AWD}	65		70		80		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	t _{CWD}	50		55		70		ns	21
Transition time (rise or fall)	t _T	3	50	3	50	3	50	ns	9, 10
Refresh period (256 cycles)	t _{REF}		4		4		4	ms	28
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t _{RPC}	0		0		0		ns	
$\overline{\text{CAS}}$ setup time ($\overline{\text{CAS-BEFORE-RAS}}$ refresh)	t _{CSR}	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS-BEFORE-RAS}}$ refresh)	t _{CHR}	15		15		15		ns	5
MASKED WRITE command to $\overline{\text{RAS}}$ setup time	t _{WRS}	0		0		0		ns	26, 27
MASKED WRITE command to $\overline{\text{RAS}}$ hold time	t _{WRH}	15		15		15		ns	26, 27
Mask data to $\overline{\text{RAS}}$ setup time	t _{MS}	0		0		0		ns	26
Mask data to $\overline{\text{RAS}}$ hold time	t _{MH}	15		15		15		ns	26
$\overline{\text{OE}}$ hold time from $\overline{\text{WE}}$ during READ-MODIFY-WRITE cycle	t _{OEH}	10		10		20		ns	29
$\overline{\text{OE}}$ setup prior to $\overline{\text{RAS}}$ during HIDDEN REFRESH cycle	t _{ORD}	0		0		0		ns	

WIDE DRAM

NOTES


1. All voltages referenced to Vss.
2. This parameter is sampled. Vcc = 5V ±10%, f = 1 MHz.
3. ICC is dependent on cycle rates.
4. Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
7. An initial pause of 100µs is required after power-up followed by any eight $\overline{\text{RAS}}$ cycles before proper device operation is assured. The eight $\overline{\text{RAS}}$ cycle wake-up should be repeated any time the ^tREF refresh requirement is exceeded.
8. AC characteristics assume ^tT = 5ns.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{\text{CAS}} = \text{V}_{\text{IH}}$, data output is High-Z.
12. If $\overline{\text{CAS}} = \text{V}_{\text{IL}}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 1 TTL gates and 50pF.
14. Assumes that ^tRCD < ^tRCD (MAX). If ^tRCD is greater than the maximum recommended value shown in this table, ^tRAC will increase by the amount that ^tRCD exceeds the value shown.
15. Assumes that ^tRCD ≥ ^tRCD (MAX).
16. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for ^tCPN.
17. Operation within the ^tRCD (MAX) limit ensures that ^tRAC (MAX) can be met. ^tRCD (MAX) is specified as a reference point only; if ^tRCD is greater than the specified ^tRCD (MAX) limit, then access time is controlled exclusively by ^tCAC.
18. Operation within the ^tRAD (MAX) limit ensures that ^tRCD (MAX) can be met. ^tRAD (MAX) is specified as a reference point only; if ^tRAD is greater than the specified ^tRAD (MAX) limit, then access time is controlled exclusively by ^tAA.
19. Either ^tRCH or ^tRRH must be satisfied for a READ cycle.
20. ^tOFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
21. ^tWCS, ^tRWD, ^tAWD and ^tCWD are restrictive operating parameters in LATE-WRITE and READ-MODIFY-WRITE cycles only. If ^tWCS ≥ ^tWCS (MIN), the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If ^tRWD ≥ ^tRWD (MIN), ^tAWD ≥ ^tAWD (MIN) and ^tCWD ≥ ^tCWD (MIN), the cycle is a LATE-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out are indeterminate. $\overline{\text{OE}}$ held HIGH and $\overline{\text{WE}}$ taken LOW after $\overline{\text{CAS}}$ goes LOW results in a LATE-WRITE ($\overline{\text{OE}}$ controlled) cycle.
22. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early WRITE cycles and $\overline{\text{WE}}$ leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
23. If $\overline{\text{OE}}$ is tied permanently LOW, LATE-WRITE or READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{\text{WE}} = \text{LOW}$ and $\overline{\text{OE}} = \text{HIGH}$.
25. All other inputs at Vcc -0.2V.
26. Write command is defined as either $\overline{\text{WEL}}$ or $\overline{\text{WEH}}$ or both going LOW on the MT4C1664. Write command is defined as $\overline{\text{WE}}$ going LOW on the MT4C1665.
27. Must be held LOW to ensure MASKED WRITE is enabled and must be held HIGH to ensure MASKED WRITE is disabled.
28. The refresh period may be extended to 8ms without experiencing problems.
29. LATE-WRITE and READ-MODIFY-WRITE cycles must have both ^tOD and ^tOE_H met ($\overline{\text{OE}}$ HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if $\overline{\text{CAS}}$ remains LOW and $\overline{\text{OE}}$ is taken back LOW after ^tOE_H is met. If $\overline{\text{CAS}}$ goes HIGH prior to $\overline{\text{OE}}$ going back LOW, the DQs will remain open.
30. The DQs open during READ cycles once ^tOD or ^tOFF occur. If $\overline{\text{CAS}}$ goes HIGH first, $\overline{\text{OE}}$ becomes a "don't care." If $\overline{\text{OE}}$ goes HIGH and $\overline{\text{CAS}}$ stays LOW, $\overline{\text{OE}}$ is not a "don't care;" and the DQs will provide the previously read data if $\overline{\text{OE}}$ is taken back LOW (while $\overline{\text{CAS}}$ remains LOW).
31. Column address changed once while $\overline{\text{RAS}} = \text{V}_{\text{IL}}$ and $\overline{\text{CAS}} = \text{V}_{\text{IH}}$.

READ CYCLE



WIDE DRAM


EARLY-WRITE CYCLE




DON'T CARE
 UNDEFINED

NOTE: 1. Applies to MT4C1665 only; \overline{WEL} , \overline{WEH} and \overline{DQ} inputs on MT4C1664 are "don't care" at \overline{RAS} time. \overline{WE} selects between normal WRITE and MASKED WRITE at \overline{RAS} time. The \overline{DQ} inputs are "don't care" for a normal WRITE, \overline{WE} HIGH at \overline{RAS} time. The \overline{DQ} inputs provide the mask data at \overline{RAS} time for a MASKED WRITE, \overline{WE} LOW at \overline{RAS} time.


RAS-ONLY REFRESH CYCLE
(ADDR = A0-A7, OE; WEL, WEH or WE = DON'T CARE)



CAS-BEFORE-RAS REFRESH CYCLE
(A0-A7; WEL, WEH or WE, and OE = DON'T CARE)



HIDDEN REFRESH CYCLE²⁴
(WEL, WEH or WE = HIGH; OE = LOW)



WIDE DRAM