


CDC2351 1-LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS

SCAS340 – FEBRUARY 1994 – REVISED MARCH 1994

- **Low Output Skew, Low Pulse Skew for Clock-Distribution and Clock-Generation Applications**
- **Operates at 3.3-V V_{CC}**
- **LVTTTL-Compatible Inputs and Outputs**
- **Distributes One Clock Input to Ten Outputs**
- **Outputs Have Internal Series Damping Resistor To Reduce Transmission Line Effects**
- **Distributed V_{CC} and Ground Pins Reduce Switching Noise**
- **State-of-the-Art EPIC-II B™ BICMOS Design Significantly Reduces Power Dissipation**
- **Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages**

DB OR DW PACKAGE
(TOP VIEW)



description

The CDC2351 is a high-performance clock-driver circuit that distributes one input (A) to ten outputs (Y) with minimum skew for clock distribution. The output-enable (\overline{OE}) input is provided to disable the outputs to a high-impedance state. Each output has an internal series damping resistor to improve signal integrity at the load. The CDC2351 operates at 3.3-V V_{CC} .

The CDC2351 propagation delays are adjusted at the factory using the P0 and P1 pins. The factory adjustments ensure that the part to part skew is minimized and is kept within a specified window. Pins P0 and P1 are not intended for customer use and should be connected to GND.

The CDC2351 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE

INPUTS		OUTPUTS
A	\overline{OE}	Yn
L	H	Z
H	H	Z
L	L	L
H	L	H

EPIC-II B is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

CDC2351
1-LINE TO 10-LINE CLOCK DRIVER
WITH 3-STATE OUTPUTS
SCAS340 – FEBRUARY 1994 – REVISED MARCH 1994

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


PRODUCT PREVIEW



CDC2351
1-LINE TO 10-LINE CLOCK DRIVER
WITH 3-STATE OUTPUTS

SCAS340 – FEBRUARY 1994 – REVISED MARCH 1994

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O	-0.5 V to 3.6 V
Current into any output in the low state, I_O	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-18 mA
Output clamp current, I_{OK} ($V_I < 0$)	-50 mA
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and negative-voltage rating may be exceeded if the input clamp-current rating is observed.

PRODUCT PREVIEW



CDC2351
1-LINE TO 10-LINE CLOCK DRIVER
WITH 3-STATE OUTPUTS

SCAS340 – FEBRUARY 1994 – REVISED MARCH 1994

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	3	3.6	V
V _{IH}	High-level input voltage	2		V
V _{IL}	Low-level input voltage		0.8	V
V _I	Input voltage	0	5.5	V
I _{OH}	High-level output current		-12	mA
I _{OL}	Low-level output current		12	mA
f _{clock}	Input clock frequency		100	MHz
T _A	Operating free-air temperature	0	70	°C

NOTE 2: Unused pins (input or I/O) must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		T _A = 25°C		MIN	MAX	UNIT
			MIN	MAX			
V _{IK}	V _{CC} = 3 V,	I _I = -18 mA	-1.2			-1.2	V
V _{OH}	V _{CC} = 3 V,	I _{OH} = -32 mA	2		2		V
V _{OL}	V _{CC} = 3 V,	I _{OL} = 32 mA				0.5	V
I _I	V _{CC} = 3.6 V,	V _I = V _{CC} or GND	±1			±1	µA
I _O †	V _{CC} = 3.6 V,	V _O = 2.5 V					mA
I _{OZ}	V _{CC} = 3.6 V,	V _{CC} = 3 V or 0					µA
I _{CC}	V _{CC} = 3.6 V, V _I = V _{CC} or GND	I _O = 0,	Outputs high				mA
			Outputs low				
			Outputs disabled				
C _i	V _I = V _{CC} or GND						pF
C _o	V _O = V _{CC} or GND						pF

† Not more than one output should be tested at a time, and the duration of the test should not exceed one second.


switching characteristics, C_L = 50 pF (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V, T _A = 25°C			V _{CC} = 3 V to 3.6 V, T _A = 0°C to 70°C		UNIT
			MIN	TYP	MAX	MIN	MAX	
t _{PLH}	A	Y						ns
t _{PHL}								
t _{PZH}	OE	Y						ns
t _{PZL}								
t _{PHZ}	OE	Y						ns
t _{PLZ}								
t _{sk(o)}	A	Y	0.3	0.5		0.5	ns	
t _{sk(p)}	A	Y	0.6	0.8		0.8	ns	
t _{sk(pr)}	A	Y		1		1	ns	
t _r	A	Y				1.5		ns
t _f	A	Y				1.5		ns

PRODUCT PREVIEW



PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 D. The outputs are measured one at a time with one transition per measurement.


Figure 1. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW

CDC2351
1-LINE TO 10-LINE CLOCK DRIVER
WITH 3-STATE OUTPUTS

SCAS340 – FEBRUARY 1994 – REVISED MARCH 1994

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. Output skew, $t_{SK(o)}$, is calculated as the greater of:
- The difference between the fastest and slowest of t_{PLH_n} ($n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10$)
 - The difference between the fastest and slowest of t_{PHL_n} ($n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10$)
- B. Pulse skew, $t_{SK(p)}$, is calculated as the greater of $|t_{PLH_n} - t_{PHL_n}|$ ($n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10$).
- C. Process skew, $t_{SK(pr)}$, is calculated as the greater of:
- The difference between the fastest and slowest of t_{PLH_n} ($n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10$) across multiple devices under identical operating conditions
 - The difference between the fastest and slowest of t_{PHL_n} ($n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10$) across multiple devices under identical operating conditions

Figure 2. Waveforms for Calculation of $t_{SK(o)}$, $t_{SK(p)}$, $t_{SK(pr)}$

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265