

# 74AC/ACT11521

## 8-Bit Identity Comparator

Product Specification

### ACL Products

### FEATURES

- Compares two 8-bit words
- Output capability:  $\pm 24$  mA
- Inputs are TTL-voltage compatible
- CMOS (AC) and TTL (ACT) voltage level inputs
- 50 $\Omega$  incident wave switching
- Center-pin  $V_{CC}$  and ground configuration to minimize high-speed switching noise
- $I_{CC}$  category: MSI

### DESCRIPTION

The 74AC/ACT11521 high-performance CMOS devices combine very high speed and high output drive comparable to the most advanced TTL families.

The 74AC/ACT11521 identity comparators perform comparisons on two 8-bit binary or BCD words and provides a Low output when the two words match bit for bit.

The 74AC/ACT11521 identity comparators also feature a provision for  $\overline{P=Q}$  totem-pole outputs.

### GENERAL INFORMATION

SYMBOL	PARAMETER	CONDITIONS $T_A = 25^\circ\text{C}; \text{GND} = 0\text{V};$ $V_{CC} = 5.0\text{V}$	TYPICAL		UNIT
			AC	ACT	
$t_{PLH}'$ $t_{PHL}$	Propagation delay $P_n$ or $Q_n$ to $\overline{P=Q}$	$C_L = 50\text{pF}$	7.8	8.5	ns
$C_{PD}$	Power dissipation capacitance <sup>1</sup>	$f = 1\text{MHz}; C_L = 50\text{pF}$	42	40	$\mu\text{F}$
$C_{IN}$	Input capacitance	$V_I = 0\text{V}$ or $V_{CC}$	3.5	3.5	$\mu\text{F}$
$I_{LATCH}$	Latch-up current	Per Jeduc JC40.2 Standard 17	500	500	mA

#### Note:

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ ):

$$P_D = C_{PD} \times V_{CC}^2 \times f_I + \sum (C_L \times V_{CC}^2 \times f_O) \text{ where:}$$

$f_I$  = input frequency in MHz,  $C_L$  = output load capacitance in pF,


$f_O$  = output frequency in MHz,  $V_{CC}$  = supply voltage in V,

$\sum (C_L \times V_{CC}^2 \times f_O)$  = sum of outputs


### ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE
20-pin plastic DIP (300mil-wide)	-40°C to +85°C	74AC11521N 74ACT11521N
20-pin plastic SO (300mil-wide)	-40°C to +85°C	74AC11521D 74ACT11521D


### PIN CONFIGURATION



### LOGIC SYMBOL



### LOGIC SYMBOL (IEEE/IEC)



# 8-Bit Identity Comparator

74AC/ACT11521


## PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
4, 2, 19, 17 14, 12, 10, 8	$P_0$ to $P_7$	Data inputs
3, 1, 18, 16 13, 11, 9, 7	$Q_0$ to $Q_7$	Data inputs
20	$\bar{E}$	Enable input (active Low)
6	$\overline{P=Q}$	Output
5	GND	Ground (0V)
15	$V_{CC}$	Positive supply voltage

## FUNCTION TABLE

INPUTS		OUTPUT
DATA $P, Q$	ENABLE $\bar{E}$	$\overline{P=Q}$
$P = Q$	L	L
$P > Q$	L	H
$P < Q$	L	H
X	H	H

## LOGIC DIAGRAM



## 8-Bit Identity Comparator

74AC/ACT11521

## RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	74AC11521			74ACT11521			UNIT
		Min	Nom	Max	Min	Nom	Max	
$V_{CC}$	DC supply voltage	3.0 <sup>1</sup>	5.0	5.5	4.5	5.0	5.5	V
$V_I$	Input voltage	0		$V_{CC}$	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	0		$V_{CC}$	V
$\Delta t/\Delta v$	Input transition rise or fall rate	0		10	0		10	ns/V
$T_A$	Operating free-air temperature	-40		+85	-40		+85	°C

## NOTE:

1. No electrical or switching characteristics are specified at  $V_{CC} < 3V$ . Operation between 2V and 3V is not recommended, but within that range, a device output will maintain a previously established logic state.

ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

SYMBOL	PARAMETER	TEST CONDITIONS	RATING	UNIT
$V_{CC}$	DC supply voltage		-0.5 to +7.0	V
$I_{IK}$ or $V_I$	DC input diode current <sup>2</sup>	$V_I < 0$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$ or $V_O$	DC output diode current <sup>2</sup>	$V_O < 0$	-50	mA
		$V_O > V_{CC}$	50	
$I_O$	DC output source or sink current per output pin	$V_O = 0$ to $V_{CC}$	±50	mA
$I_{CC}$ or $I_{GND}$	DC $V_{CC}$ current		±100	mA
	DC ground current		±100	
$T_{STG}$	Storage temperature		-65 to 150	°C
$P_{TOT}$	Power dissipation per package Plastic DIP	Above 70°C: derate linearly by 8mW/K	500	mW
	Power dissipation per package Plastic surface mount (SO)	Above 70°C: derate linearly by 6mW/K	400	mW

## NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## 8-Bit Identity Comparator

74AC/ACT11521

## DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	74AC11521				74ACT11521				UNIT	
				T <sub>A</sub> = +25°C		T <sub>A</sub> = -40°C to +85°C		T <sub>A</sub> = +25°C		T <sub>A</sub> = -40°C to +85°C			
				Min	Max	Min	Max	Min	Max	Min	Max		
V <sub>IH</sub>	High-level input voltage		3.0	2.10		2.10		2.0		2.0		V	
			4.5	3.15		3.15		2.0		2.0			
			5.5	3.85		3.85		2.0		2.0			
V <sub>IL</sub>	Low-level input voltage		3.0		0.90		0.90					V	
			4.5		1.35		1.35		0.8		0.8		
			5.5		1.65		1.65		0.8		0.8		
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>	I <sub>OH</sub> = -50μA	3.0	2.9		2.9					V	
				4.5	4.4		4.4		4.4		4.4		
			5.5	5.4		5.4		5.4		5.4			
			I <sub>OH</sub> = -4mA	3.0	2.58		2.48						
				4.5	3.94		3.8		3.94		3.8		
I <sub>OH</sub> = -24mA	3.0												
	4.5	4.94		4.8		4.94		4.8					
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>	I <sub>OL</sub> = 50μA	3.0		0.1		0.1				V	
				4.5		0.1		0.1		0.1			0.1
			5.5		0.1		0.1		0.1		0.1		
			I <sub>OL</sub> = 12mA	3.0		0.36		0.44					
				4.5		0.36		0.44		0.36			0.44
I <sub>OL</sub> = 24mA	3.0												
	4.5		0.36		0.44		0.36		0.44				
I <sub>OL</sub> = 75mA <sup>1</sup>	3.0				1.65				1.65				
	4.5				1.65				1.65				
I <sub>I</sub>	Input leakage current	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5		±0.1		±1.0		±0.1		±1.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5		8.0		80		8.0		80	μA	
ΔI <sub>CC</sub>	Supply current, TTL inputs High <sup>2</sup>	One input at 3.4V, other inputs at V <sub>CC</sub> or GND	5.5						0.9		1.0	mA	

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed 10ms.
2. This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0V or V<sub>CC</sub>.

## 8-Bit Identity Comparator

74AC/ACT11521

## AC ELECTRICAL CHARACTERISTICS AT 3.3V ±0.3V

SYMBOL	PARAMETER	WAVEFORM	74AC11521					UNIT
			$T_A = +25^\circ\text{C}$			$T_A = -40^\circ\text{C to } +85^\circ\text{C}$		
			Min	Typ	Max	Min	Max	
$t_{PLH}$ $t_{PHL}$	Propagation delay $P_n, Q_n$ to $\overline{P=Q}$	1	1.5	12.5	16.6	1.5	19.0	ns
$t_{PLH}$ $t_{PHL}$	Propagation delay $\overline{E}$ to $\overline{P=Q}$	1	1.5	7.1	9.8	1.5	10.8	
			1.5	6.4	8.8	1.5	10.1	ns


## AC ELECTRICAL CHARACTERISTICS AT 5.0V ±0.5V

SYMBOL	PARAMETER	WAVEFORM	74AC11521					UNIT
			$T_A = +25^\circ\text{C}$			$T_A = -40^\circ\text{C to } +85^\circ\text{C}$		
			Min	Typ	Max	Min	Max	
$t_{PLH}$ $t_{PHL}$	Propagation delay $P_n, Q_n$ to $\overline{P=Q}$	1	1.5	8.3	11.3	1.5	13.0	ns
$t_{PLH}$ $t_{PHL}$	Propagation delay $\overline{E}$ to $\overline{P=Q}$	1	1.5	7.2	10.1	1.5	11.4	
			1.5	5.1	7.1	1.5	7.9	ns
			1.5	4.8	7.1	1.5	8.1	

## AC ELECTRICAL CHARACTERISTICS AT 5.0V ±0.5V

SYMBOL	PARAMETER	WAVEFORM	74ACT11521					UNIT
			$T_A = +25^\circ\text{C}$			$T_A = -40^\circ\text{C to } +85^\circ\text{C}$		
			Min	Typ	Max	Min	Max	
$t_{PLH}$ $t_{PHL}$	Propagation delay $P_n, Q_n$ to $\overline{P=Q}$	1	1.5	8.8	13.0	1.5	14.7	ns
$t_{PLH}$ $t_{PHL}$	Propagation delay $\overline{E}$ to $\overline{P=Q}$	1	1.5	6.7	9.3	1.5	10.5	
			1.5	6.8	8.8	1.5	9.7	ns

## AC WAVEFORMS




## 8-Bit Identity Comparator

74AC/ACT11521

## WAVEFORM CONDITIONS

	INPUTS	OUTPUTS
AC	$V_{IN} = \text{GND to } V_{CC}$ $V_M = 50\% V_{CC}$	$V_{OUT} = V_{OL} \text{ to } V_{OH}$
ACT	$V_{IN} = \text{GND to } 3.0\text{V}$ , $V_M = 1.5\text{V}$	$V_M = 50\% V_{CC}$

## TEST CIRCUIT



Test Circuit

## DEFINITIONS

$C_L$  = Load capacitance, 50pF; includes jig and probe capacitance

$R_L$  = Load resistor, 500 $\Omega$

$R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators

Input pulses: PRR  $\leq$  10MHz

$t_r = t_f = 3\text{ns}$