

# SiT3342

1 MHz to 220 MHz Ultra-low Jitter, Endura™ Series Differential VCXO



## Description

The **SiT3342** is a ruggedized 1 MHz to 220 MHz differential MEMS VCXO with a maximum acceleration sensitivity of 0.1 ppb/g, engineered for low-jitter applications. Utilizing SiTime's unique DualMEMS™ temperature sensing and TurboCompensation™ technology, the SiT3342 delivers exceptional dynamic performance by providing resistance to airflow, thermal gradients, shock and vibration. This device also integrates multiple on-chip regulators to filter power supply noise, eliminating the need for a dedicated external LDO.

The **SiT3342** can be factory programmed for any combination of frequency, stability, voltage, output signaling, and pull range. Programmability enables designers to optimize clock configurations while eliminating long lead times and customization costs associated with quartz devices where each frequency is custom built.

Refer to [Manufacturing Notes](#) for proper reflow profile, tape and reel dimension, and other manufacturing related information.

## Features

- Best acceleration sensitivity of 0.1 ppb/g
- Any frequency between 1 MHz and 220 MHz accurate to 6 decimal places
- Widest pull range options:  $\pm 25$ ,  $\pm 50$ ,  $\pm 80$ ,  $\pm 100$ ,  $\pm 150$ ,  $\pm 200$ ,  $\pm 400$ ,  $\pm 800$ ,  $\pm 1600$ ,  $\pm 3200$  ppm
- 0.225 ps RMS phase jitter (typ) over 12 kHz to 20 MHz bandwidth
- Frequency stability as low as  $\pm 15$  ppm
- Wide temperature range support from  $-40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$
- Industry-standard packages: 7.0 x 5.0 mm, 5.0 x 3.2 mm, 3.2 x 2.5 mm packages

## Applications

- Airborne Communications
- Command and Control
- Field Communications
- Airframe/Engine Management Control
- Avionics
- Satellite Base Stations/GNSS
- Telemetry



## Block Diagram




Figure 1. SiT3342 Block Diagram

## 3.2 x 2.5 mm Package Pinout





Figure 2. Pin Assignments (Top view)  
(Refer to [Table 6](#) for Pin Descriptions)

## Ordering Information

### SiT3342AE A1 B2 -33NH 122.123456T



**Notes:**

1. Bulk is available for sampling only.
2. Contact SiTime for custom pull range options.
3. "E": Output Enable function is only available in 7.0 x 5.0 mm and 5.0 x 3.2 mm packages.

**Table 1. Ordering Codes for Supported Tape & Reel Packing Method**

Device Size (mm x mm)	8 mm T&R (3ku)	8 mm T&R (1ku)	12 mm T&R (3ku)	12 mm T&R (1ku)	16 mm T&R (3ku)	16 mm T&R (1ku)
7.0 x 5.0	-	-	-	-	T	Y
5.0 x 3.2	-	-	T	Y	-	-
3.2 x 2.5	D	E	T	Y	-	-

**TABLE OF CONTENTS**

Description ..... 1

Features..... 1

Applications ..... 1

Block Diagram ..... 1

3.2 x 2.5 mm Package Pinout..... 1

Ordering Information..... 2

Electrical Characteristics..... 3

Waveform Diagrams ..... 9

Termination Diagrams..... 11

    LVPECL..... 11

    LVDS ..... 13

    HCSL..... 14

Dimensions and Patterns — 3.2 x 2.5 mm..... 15

Dimensions and Patterns — 5.0 x 3.2 mm..... 15

Dimensions and Patterns — 7.0 x 5.0 mm..... 16

Additional Information ..... 17

Revision History..... 18

## Electrical Characteristics

**Table 2. Electrical Characteristics – Common to LVPECL, LVDS and HCSL**

All Min and Max limits in the Electrical Characteristics tables are specified over temperature and rated operating voltage with standard output termination shown in the termination diagrams. Typical values are at 25°C and nominal supply voltage.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
<b>Frequency Range</b>						
Output Frequency Range	f	1	–	220	MHz	Accurate to 6 decimal places
<b>Frequency Stability</b>						
Frequency Stability	F_stab	-15	–	+15	ppm	Inclusive of initial tolerance, operating temperature, rated power supply voltage, load variations, and first year aging at 25 °C, with VIN voltage at Vdd/2. ±15 ppm is only guaranteed for pull range up to ±100 ppm.
		-25	–	+25	ppm	
		-35	–	+35	ppm	
		-50	–	+50	ppm	
<b>Temperature Range</b>						
Operating Temperature Range	T_use	-20	–	+70	°C	Extended Commercial
		-40	–	+85	°C	Industrial
		-40	–	+95	°C	
		-40	–	+105	°C	Extended Industrial
<b>Rugged Characteristics</b>						
Acceleration (g) sensitivity, Gamma Vector	F_g	–	–	0.1	ppb/g	Low sensitivity grade; total gamma over 3 axes; 15 Hz to 2 kHz; MIL-PRF-55310, computed per section 4.8.18.3.1
<b>Supply Voltage</b>						
Supply Voltage	Vdd	2.97	3.3	3.63	V	
		2.7	3.0	3.3	V	
		2.52	2.8	3.08	V	
		2.25	2.5	2.75	V	
<b>Voltage Control Characteristics</b>						
Pull Range	PR	±25, ±50, ±80, ±100, ±150, ±200, ±400, ±800, ±1600, ±3200			ppm	See the APR (Absolute Pull Range) <a href="#">Table 11</a> . <a href="#">Contact SiTime</a> for custom pull range options
Upper Control Voltage	VC_U	90%	–	–	Vdd	Voltage at which maximum frequency deviation is guaranteed
Lower Control Voltage	VC_L	–	–	10%	Vdd	Voltage at which minimum frequency deviation is guaranteed
Control Voltage Input Impedance	VC_z	–	10	–	MΩ	
Control Voltage Input Bandwidth	V_c	–	10	–	kHz	<a href="#">Contact SiTime</a> for other input bandwidth options
Pull Range Linearity	Lin	–	–	1.0	%	
Frequency Change Polarity	–	Positive Slope		–	–	
<b>Input Characteristics</b>						
Input Voltage High	VIH	70%	–	–	Vdd	Pin 2, OE
Input Voltage Low	VIL	–	–	30%	Vdd	Pin 2, OE
Input Pull-up Impedance	Z_in	–	100	–	kΩ	Pin 2, OE logic high or logic low
<b>Output Characteristics</b>						
Duty Cycle	DC	45	–	55	%	
<b>Startup and OE Timing</b>						
Startup Time	T_start	–	–	3.0	ms	Measured from the time Vdd reaches its rated minimum value
OE Enable/Disable Time	T_oe	–	–	3.8	μs	f = 156.25 MHz. Measured from the time OE pin reaches rated VIH and VIL to the time clock pins reach 90% of swing and high-Z. See <a href="#">Figure 9</a> and <a href="#">Figure 10</a>

Table 3. Electrical Characteristics – LVPECL Specific

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
<b>Current Consumption</b>						
Current Consumption	I <sub>dd</sub>	–	78	92	mA	Excluding Load Termination Current, V <sub>dd</sub> = 3.3V or 2.5V
OE Disable Supply Current	I <sub>OE</sub>	–	53	61	mA	OE = Low
Output Disable Leakage Current	I <sub>leak</sub>	–	0.15	–	μA	OE = Low
Maximum Output Current	I <sub>driver</sub>	–	–	33	mA	Maximum average current drawn from OUT+ or OUT-
<b>Output Characteristics</b>						
Output High Voltage	VOH	V <sub>dd</sub> -1.15	–	V <sub>dd</sub> -0.7	V	See Figure 5
Output Low Voltage	VOL	V <sub>dd</sub> -2.0	–	V <sub>dd</sub> -1.5	V	See Figure 5
Output Differential Voltage Swing	V <sub>Swing</sub>	1.2	1.6	2.0	V	See Figure 6
Rise/Fall Time	T <sub>r</sub> , T <sub>f</sub>	–	225	290	ps	20% to 80%, see Figure 6
<b>Jitter – 7.0 x 5.0 mm package</b>						
RMS Period Jitter <sup>[4]</sup>	T <sub>jitt</sub>	–	1.0	1.6	ps	f = 100, 156.25 or 212.5 MHz, V <sub>dd</sub> = 3.3V or 2.5V
RMS Phase Jitter (random)	T <sub>phj</sub>	–	0.225	0.270	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all V <sub>dd</sub> levels, includes spurs, pull range = ±100 ppm. Temperature ranges -20 to 70 °C and -40 to 85 °C
		–	0.225	0.300	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all V <sub>dd</sub> levels, includes spurs, pull range = ±100 ppm. Temperature ranges -40 to 95 °C and -40 to 105 °C
		–	0.1	–	ps	f = 156.25 MHz, IEEE802.3-2005 10 GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz, includes spurs, all V <sub>dd</sub> levels
<b>Jitter – 5.0 x 3.2 mm and 3.2 x 2.5 mm package</b>						
RMS Period Jitter <sup>[4]</sup>	T <sub>jitt</sub>	–	1.0	1.6	ps	f = 100, 156.25 or 212.5 MHz, V <sub>dd</sub> = 3.3V or 2.5V
RMS Phase Jitter (random)	T <sub>phj</sub>	–	0.225	0.275	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all V <sub>dd</sub> levels, includes spurs, pull range = ±100 ppm. Temperature ranges -20 to 70 °C and -40 to 85 °C
		–	0.225	0.340	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all V <sub>dd</sub> levels, includes spurs, pull range = ±100 ppm. Temperature ranges -40 to 95 °C and -40 to 105 °C
		–	0.1	–	ps	f = 156.25 MHz, IEEE802.3-2005 10 GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz, includes spurs, all V <sub>dd</sub> levels

**Notes:**

4. Measured according to JESD65B.

Table 4. Electrical Characteristics – LVDS

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
<b>Current Consumption</b>						
Current Consumption	I <sub>dd</sub>	–	73	84	mA	Excluding Load Termination Current, V <sub>dd</sub> = 3.3V or 2.5V
OE Disable Supply Current	I <sub>OE</sub>	–	55	62	mA	OE = Low
Output Disable Leakage Current	I <sub>leak</sub>	–	0.15	–	μA	OE = Low
<b>Output Characteristics</b>						
Differential Output Voltage	V <sub>OD</sub>	250	–	450	mV	See Figure 7
Delta V <sub>OD</sub>	ΔV <sub>OD</sub>	–	–	50	mV	See Figure 7
Offset Voltage	V <sub>OS</sub>	1.125	–	1.375	V	See Figure 7
Delta V <sub>OS</sub>	ΔV <sub>OS</sub>	–	–	50	mV	See Figure 7
Rise/Fall Time	T <sub>r</sub> , T <sub>f</sub>	–	400	470	ps	Measured with 2 pF capacitive loading to GND, 20% to 80%, see Figure 8
<b>Jitter – 7.0 x 5.0 mm package</b>						
RMS Period Jitter <sup>[5]</sup>	T <sub>jitt</sub>	–	1.0	1.6	ps	f = 100, 156.25 or 212.5 MHz, V <sub>dd</sub> = 3.3V or 2.5V
RMS Phase Jitter (random)	T <sub>phj</sub>	–	0.215	0.265	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all V <sub>dd</sub> levels, includes spurs, pull range = ±100 ppm. Temperature ranges -20 to 70 °C and -40 to 85 °C
		–	0.215	0.300	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all V <sub>dd</sub> levels, includes spurs, pull range = ±100 ppm. Temperature ranges -40 to 95 °C and -40 to 105 °C
		–	0.1	–	ps	f = 156.25 MHz, IEEE802.3-2005 10 GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz, includes spurs, all V <sub>dd</sub> levels
<b>Jitter – 5.0 x 3.2 mm and 3.2 x 2.5 mm package</b>						
RMS Period Jitter <sup>[5]</sup>	T <sub>jitt</sub>	–	1.0	1.6	ps	f = 100, 156.25 or 212.5 MHz, V <sub>dd</sub> = 3.3V or 2.5V
RMS Phase Jitter (random)	T <sub>phj</sub>	–	0.235	0.275	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all V <sub>dd</sub> levels, includes spurs, pull range = ±100 ppm. Temperature ranges -20 to 70 °C and -40 to 85 °C
		–	0.235	0.320	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all V <sub>dd</sub> levels, includes spurs, pull range = ±100 ppm. Temperature ranges -40 to 95 °C and -40 to 105 °C
		–	0.1	–	ps	f = 156.25 MHz, IEEE802.3-2005 10 GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz, includes spurs, all V <sub>dd</sub> levels

## Notes:

5. Measured according to JESD65B.

Table 5. Electrical Characteristics – HCSL


Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
<b>Current Consumption</b>						
Current Consumption	I <sub>dd</sub>	–	83	97	mA	Excluding Load Termination Current, V <sub>dd</sub> = 3.3V or 2.5V
OE Disable Supply Current	I <sub>OE</sub>	–	55	62	mA	OE = Low
Output Disable Leakage Current	I <sub>leak</sub>	–	0.15	–	μA	OE = Low
<b>Output Characteristics</b>						
Output High Voltage	VOH	0.60	–	0.90	V	See Figure 5
Output Low Voltage	VOL	-0.05	–	0.08	V	See Figure 5
Output Differential Voltage Swing	V <sub>Swing</sub>	1.2	1.4	1.80	V	See Figure 6
Rise/Fall Time	T <sub>r</sub> , T <sub>f</sub>	–	360	495	ps	Measured with 2 pF capacitive loading to GND, 20% to 80%, See Figure 6
<b>Jitter – 7.0 x 5.0 mm package</b>						
RMS Period Jitter <sup>[6]</sup>	T <sub>jitt</sub>	–	1.0	1.6	ps	f = 100, 156.25 or 212.5 MHz, V <sub>dd</sub> = 3.3V or 2.5V
RMS Phase Jitter (random)	T <sub>phj</sub>	–	0.220	0.270	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all V <sub>dd</sub> levels, includes spurs, pull range = ±100 ppm. Temperature ranges -20 to 70 °C and -40 to 85 °C
		–	0.220	0.300	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all V <sub>dd</sub> levels, includes spurs, pull range = ±100 ppm. Temperature ranges -40 to 95 °C and -40 to 105 °C
		–	0.1	–	ps	f = 156.25 MHz, IEEE802.3-2005 10 GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz, includes spurs, all V <sub>dd</sub> levels
<b>Jitter – 5.0 x 3.2 mm and 3.2 x 2.5 mm package</b>						
RMS Period Jitter <sup>[6]</sup>	T <sub>jitt</sub>	–	1.0	1.6	ps	f = 100, 156.25 or 212.5 MHz, V <sub>dd</sub> = 3.3V or 2.5V
RMS Phase Jitter (random)	T <sub>phj</sub>	–	0.230	0.275	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all V <sub>dd</sub> levels, includes spurs, pull range = ±100 ppm. Temperature ranges -20 to 70 °C and -40 to 85 °C
		–	0.230	0.340	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all V <sub>dd</sub> levels, includes spurs, pull range = ±100 ppm. Temperature ranges -40 to 95 °C and -40 to 105 °C
		–	0.1	–	ps	f = 156.25 MHz, IEEE802.3-2005 10 GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz, includes spurs, all V <sub>dd</sub> levels

## Notes:


6. Measured according to JESD65B.

**Table 6. Pin Description**

Pin	Symbol	Functionality	
1	VIN	Input	Control Voltage
2	NC/OE	No Connect (NC)	No Connect: Leave floating or connect to GND for better heat dissipation. NC for all 3.2 x 2.5 mm package options.
		Output Enable (OE)	H <sup>[7,8]</sup> : specified frequency output L: output is high impedance. Only output driver is disabled. OE function only available on 7050 package. Pin 2 on 3225 package is NC.
3	GND	Power	Vdd Power Supply Ground
4	OUT+	Output	Oscillator output
5	OUT-	Output	Complementary oscillator output
6	VDD	Power	Power supply voltage <sup>[9]</sup>



**Figure 3. Pin Assignments  
(7.0 x 5.0 mm and  
5.0 x 3.2 mm packages)**



**Figure 4. Pin Assignments  
(3.2 x 2.5 mm package)**

**Notes:**

7. A pull-up resistor of 10 kΩ or less is recommended if pin 1 is not externally driven.
8. OE mode is only available in the 7050 and 5032 packages. 3225 package is NC.
9. A capacitor of value 0.1 μF or higher between VDD and GND is required. An additional 10 μF capacitor between VDD and GND is required for the best phase jitter performance.

**Table 7. Absolute Maximum Ratings**

Attempted operation outside the absolute maximum ratings may cause permanent damage to the part. Actual performance of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.

Parameter	Min.	Max.	Unit
Continuous Power Supply Voltage Range (Vdd)	-0.5	4.0	V
Input Voltage, Maximum (any input pin)		Vdd + 0.3V	V
Input Voltage, Minimum (any input pin)	-0.3		V
Storage Temperature	-65	150	°C
Maximum Junction Temperature		145	°C
Soldering Temperature (follow standard Pb-free soldering guidelines)		260	°C

**Table 8. Thermal Considerations<sup>[10]</sup>**

Package	$\theta_{JA}$ , 4 Layer Board (°C/W)	$\theta_{JC}$ , Bottom (°C/W)
3225, 6-pin	80	30
5032, 6-pin	53 <sup>[11]</sup>	20
7050, 6-pin	52 <sup>[11]</sup>	19

**Notes:**

10. Refer to JESD51 for  $\theta_{JA}$  and  $\theta_{JC}$  definitions, and reference layout used to determine the  $\theta_{JA}$  and  $\theta_{JC}$  values in the above table.  
 11. Value for  $\theta_{JA}$  assumes the center pad is soldered down.

**Table 9. Maximum Operating Junction Temperature<sup>[12]</sup>**

Max Operating Temperature (ambient)	Maximum Operating Junction Temperature: 3225 Package	Maximum Operating Junction Temperature: 5032, 7050 Packages
70°C	105°C	95°C
85°C	130°C	110°C
95°C	130°C	120°C
105°C	145°C	130°C

**Notes:**

12. Datasheet specifications are not guaranteed if junction temperature exceeds the maximum operating junction temperature.

**Table 10. Environmental Compliance**

Parameter	Test Conditions	Value	Unit
Mechanical Shock Resistance	MIL-STD-883F, Method 2002	10,000	g
Mechanical Vibration Resistance	MIL-STD-883F, Method 2007	70	g
Soldering Temperature (follow standard Pb free soldering guidelines)	MIL-STD-883F, Method 2003	260	°C
Moisture Sensitivity Level	MSL1 @ 260°C		
Electrostatic Discharge (HBM)	HBM, JESD22-A114	2,000	V
Charge-Device Model ESD Protection	JESD220C101	750	V
Latch-up Tolerance	JESD78 Compliant		

### Waveform Diagrams




Figure 5. LVPECL, HCSL Voltage Levels per Differential Pin (i.e. OUT+, or OUT-)




Figure 6. LVPECL, HCSL Voltage Levels across Differential Pair (i.e. OUT+ minus OUT-)

Waveform Diagrams (continued)




Figure 7. LVDS Voltage Levels per Differential Pin (OUT+, or OUT-)




Figure 8. LVDS Differential Waveform (i.e. OUT+ minus OUT-)




Figure 9. Hardware OE Enable Timing






Figure 10. Hardware OE Disable Timing

## Termination Diagrams


### LVPECL



**Figure 11. LVPECL with AC-coupled termination**



**Figure 12. LVPECL DC-coupled load termination with Thevenin equivalent network**



**Figure 13. LVPECL with Y-Bias termination**

### Termination Diagrams (continued)

#### LVPECL (continued)




Figure 14. LVPECL with DC-coupled parallel shunt load termination

### Termination Diagrams (continued)

#### LVDS




Figure 15. LVDS single DC termination at the load




Figure 16. LVDS double AC termination with capacitor close to the load





Figure 17. LVDS double DC termination

### Termination Diagrams (continued)

#### HCSL



**Figure 18. HCSL interface termination**

### Dimensions and Patterns — 3.2 x 2.5 mm

Package Size – Dimensions (Unit: mm) <sup>[13]</sup>	Recommended Land Pattern (Unit: mm) <sup>[14]</sup>																																																																													
<p><b>3.2 x 2.5 x 0.85 mm</b></p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th></th> <th>SYMBOL</th> <th>MIN</th> <th>NOM</th> <th>MAX</th> </tr> </thead> <tbody> <tr> <td>TOTAL THICKNESS</td> <td>A</td> <td>0.800</td> <td>0.850</td> <td>0.900</td> </tr> <tr> <td>STAND OFF</td> <td>A1</td> <td>0.000</td> <td>0.035</td> <td>0.050</td> </tr> <tr> <td rowspan="2">BODY SIZE</td> <td>X</td> <td colspan="3">3.200 BSC</td> </tr> <tr> <td>Y</td> <td colspan="3">2.500 BSC</td> </tr> <tr> <td>LEAD WIDTH</td> <td>b</td> <td>0.550</td> <td>0.600</td> <td>0.650</td> </tr> <tr> <td>LEAD LENGTH</td> <td>L</td> <td>0.650</td> <td>0.700</td> <td>0.750</td> </tr> <tr> <td>LEAD PITCH</td> <td>e</td> <td colspan="3">1.100 BSC</td> </tr> <tr> <td>PACKAGE TOLERANCE</td> <td>aaa</td> <td colspan="3">0.100</td> </tr> <tr> <td>MOLD FLATNESS</td> <td>bbb</td> <td colspan="3">0.100</td> </tr> <tr> <td>COPLANARITY</td> <td>ccc</td> <td colspan="3">0.080</td> </tr> <tr> <td>DIMPLE WIDTH</td> <td>T</td> <td colspan="3">0.300 REF</td> </tr> <tr> <td>DIMPLE LENGTH</td> <td>P</td> <td colspan="3">0.150 REF</td> </tr> <tr> <td>DIMPLE DEPTH</td> <td>A2</td> <td colspan="3">0.100 REF</td> </tr> </tbody> </table> <p>Notes:                      1. Dimensioning and tolerancing conform to ASME Y14.5-2009                      2. All dimensions are in millimeters</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th colspan="2">Package Outline</th> </tr> </thead> <tbody> <tr> <td>6L PQFD</td> <td>POD-PQFD-006-C03225-038</td> </tr> <tr> <td>3.200x2.500x0.850 mm</td> <td></td> </tr> <tr> <td>2019/03/13 Rev B00</td> <td></td> </tr> </tbody> </table>		SYMBOL	MIN	NOM	MAX	TOTAL THICKNESS	A	0.800	0.850	0.900	STAND OFF	A1	0.000	0.035	0.050	BODY SIZE	X	3.200 BSC			Y	2.500 BSC			LEAD WIDTH	b	0.550	0.600	0.650	LEAD LENGTH	L	0.650	0.700	0.750	LEAD PITCH	e	1.100 BSC			PACKAGE TOLERANCE	aaa	0.100			MOLD FLATNESS	bbb	0.100			COPLANARITY	ccc	0.080			DIMPLE WIDTH	T	0.300 REF			DIMPLE LENGTH	P	0.150 REF			DIMPLE DEPTH	A2	0.100 REF			Package Outline		6L PQFD	POD-PQFD-006-C03225-038	3.200x2.500x0.850 mm		2019/03/13 Rev B00		<p><b>3.2 x 2.5 x 0.85 mm</b></p>
	SYMBOL	MIN	NOM	MAX																																																																										
TOTAL THICKNESS	A	0.800	0.850	0.900																																																																										
STAND OFF	A1	0.000	0.035	0.050																																																																										
BODY SIZE	X	3.200 BSC																																																																												
	Y	2.500 BSC																																																																												
LEAD WIDTH	b	0.550	0.600	0.650																																																																										
LEAD LENGTH	L	0.650	0.700	0.750																																																																										
LEAD PITCH	e	1.100 BSC																																																																												
PACKAGE TOLERANCE	aaa	0.100																																																																												
MOLD FLATNESS	bbb	0.100																																																																												
COPLANARITY	ccc	0.080																																																																												
DIMPLE WIDTH	T	0.300 REF																																																																												
DIMPLE LENGTH	P	0.150 REF																																																																												
DIMPLE DEPTH	A2	0.100 REF																																																																												
Package Outline																																																																														
6L PQFD	POD-PQFD-006-C03225-038																																																																													
3.200x2.500x0.850 mm																																																																														
2019/03/13 Rev B00																																																																														

### Dimensions and Patterns — 5.0 x 3.2 mm

Package Size – Dimensions (Unit: mm) <sup>[13]</sup>	Recommended Land Pattern (Unit: mm) <sup>[14]</sup>																																																																																						
<p><b>5.0 x 3.2 x 0.85 mm<sup>[15]</sup></b></p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th></th> <th>SYMBOL</th> <th>MIN</th> <th>NOM</th> <th>MAX</th> </tr> </thead> <tbody> <tr> <td>TOTAL THICKNESS</td> <td>A</td> <td>0.800</td> <td>0.850</td> <td>0.900</td> </tr> <tr> <td>STAND OFF</td> <td>A1</td> <td>0.000</td> <td>0.035</td> <td>0.050</td> </tr> <tr> <td rowspan="2">BODY SIZE</td> <td>X</td> <td colspan="3">5.000 BSC</td> </tr> <tr> <td>Y</td> <td colspan="3">3.200 BSC</td> </tr> <tr> <td rowspan="2">EP SIZE</td> <td>X</td> <td>3.100</td> <td>3.200</td> <td>3.300</td> </tr> <tr> <td>Y</td> <td>0.500</td> <td>0.600</td> <td>0.700</td> </tr> <tr> <td>LEAD WIDTH</td> <td>b</td> <td>0.590</td> <td>0.640</td> <td>0.690</td> </tr> <tr> <td>LEAD LENGTH</td> <td>L</td> <td>0.850</td> <td>0.900</td> <td>0.950</td> </tr> <tr> <td>LEAD PITCH</td> <td>e</td> <td colspan="3">1.270 BSC</td> </tr> <tr> <td>PACKAGE TOLERANCE</td> <td>aaa</td> <td colspan="3">0.100</td> </tr> <tr> <td>MOLD FLATNESS</td> <td>bbb</td> <td colspan="3">0.100</td> </tr> <tr> <td>COPLANARITY</td> <td>ccc</td> <td colspan="3">0.080</td> </tr> <tr> <td>DIMPLE WIDTH</td> <td>T</td> <td colspan="3">0.300 REF</td> </tr> <tr> <td>DIMPLE LENGTH</td> <td>P</td> <td colspan="3">0.150 REF</td> </tr> <tr> <td>DIMPLE DEPTH</td> <td>A2</td> <td colspan="3">0.100 REF</td> </tr> </tbody> </table> <p>Notes:                      1. Dimensioning and tolerancing conform to ASME Y14.5-2009                      2. All dimensions are in millimeters</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th colspan="2">Package Outline</th> </tr> </thead> <tbody> <tr> <td>6L PQFV</td> <td>POD-PQFV-006-C05032-039</td> </tr> <tr> <td>5.000x3.200x0.850 mm</td> <td></td> </tr> <tr> <td>2019/03/13 Rev B00</td> <td></td> </tr> </tbody> </table>		SYMBOL	MIN	NOM	MAX	TOTAL THICKNESS	A	0.800	0.850	0.900	STAND OFF	A1	0.000	0.035	0.050	BODY SIZE	X	5.000 BSC			Y	3.200 BSC			EP SIZE	X	3.100	3.200	3.300	Y	0.500	0.600	0.700	LEAD WIDTH	b	0.590	0.640	0.690	LEAD LENGTH	L	0.850	0.900	0.950	LEAD PITCH	e	1.270 BSC			PACKAGE TOLERANCE	aaa	0.100			MOLD FLATNESS	bbb	0.100			COPLANARITY	ccc	0.080			DIMPLE WIDTH	T	0.300 REF			DIMPLE LENGTH	P	0.150 REF			DIMPLE DEPTH	A2	0.100 REF			Package Outline		6L PQFV	POD-PQFV-006-C05032-039	5.000x3.200x0.850 mm		2019/03/13 Rev B00		<p><b>5.0 x 3.2 x 0.85 mm<sup>[15]</sup></b></p>
	SYMBOL	MIN	NOM	MAX																																																																																			
TOTAL THICKNESS	A	0.800	0.850	0.900																																																																																			
STAND OFF	A1	0.000	0.035	0.050																																																																																			
BODY SIZE	X	5.000 BSC																																																																																					
	Y	3.200 BSC																																																																																					
EP SIZE	X	3.100	3.200	3.300																																																																																			
	Y	0.500	0.600	0.700																																																																																			
LEAD WIDTH	b	0.590	0.640	0.690																																																																																			
LEAD LENGTH	L	0.850	0.900	0.950																																																																																			
LEAD PITCH	e	1.270 BSC																																																																																					
PACKAGE TOLERANCE	aaa	0.100																																																																																					
MOLD FLATNESS	bbb	0.100																																																																																					
COPLANARITY	ccc	0.080																																																																																					
DIMPLE WIDTH	T	0.300 REF																																																																																					
DIMPLE LENGTH	P	0.150 REF																																																																																					
DIMPLE DEPTH	A2	0.100 REF																																																																																					
Package Outline																																																																																							
6L PQFV	POD-PQFV-006-C05032-039																																																																																						
5.000x3.200x0.850 mm																																																																																							
2019/03/13 Rev B00																																																																																							

**Notes:**

13. Top Marking: Y denotes manufacturing origin and XXXX denotes manufacturing lot number. The value of "Y" will depend on the assembly location of the device.
14. A capacitor of value 0.1 μF or higher between VDD and GND is required. An additional 10 μF capacitor between VDD and GND is required for the best phase jitter performance.
15. The center pad is internally connected to the GND pin. Soldering down the center pad to the GND is recommended for best thermal dissipation, but is optional.

## Dimensions and Patterns — 7.0 x 5.0 mm

Package Size – Dimensions (Unit: mm) <sup>[16]</sup>	Recommended Land Pattern (Unit: mm) <sup>[17]</sup>																																																																																											
<p><b>7.0 x 5.0 x 0.85 mm<sup>[18]</sup></b></p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th></th> <th>SYMBOL</th> <th>MIN</th> <th>NOM</th> <th>MAX</th> </tr> </thead> <tbody> <tr> <td>TOTAL THICKNESS</td> <td>A</td> <td>0.800</td> <td>0.850</td> <td>0.900</td> </tr> <tr> <td>STAND OFF</td> <td>A1</td> <td>0.000</td> <td>0.035</td> <td>0.050</td> </tr> <tr> <td rowspan="2">BODY SIZE</td> <td>X D</td> <td colspan="3">7.000 BSC</td> </tr> <tr> <td>Y E</td> <td colspan="3">5.000 BSC</td> </tr> <tr> <td rowspan="2">EP SIZE</td> <td>X J</td> <td>3.400</td> <td>3.500</td> <td>3.600</td> </tr> <tr> <td>Y K</td> <td>1.400</td> <td>1.500</td> <td>1.600</td> </tr> <tr> <td>LEAD WIDTH</td> <td>b</td> <td>1.350</td> <td>1.400</td> <td>1.450</td> </tr> <tr> <td>LEAD LENGTH</td> <td>L</td> <td>0.850</td> <td>0.900</td> <td>0.950</td> </tr> <tr> <td>LEAD PITCH</td> <td>L1</td> <td colspan="3">1.000 REF</td> </tr> <tr> <td>LEAD PITCH</td> <td>e</td> <td colspan="3">2.540 BSC</td> </tr> <tr> <td>PACKAGE TOLERANCE</td> <td>aaa</td> <td colspan="3">0.100</td> </tr> <tr> <td>MOLD FLATNESS</td> <td>bbb</td> <td colspan="3">0.100</td> </tr> <tr> <td>COPLANARITY</td> <td>ccc</td> <td colspan="3">0.080</td> </tr> <tr> <td>DIMPLE WIDTH</td> <td>T</td> <td colspan="3">0.300 REF</td> </tr> <tr> <td>DIMPLE LENGTH</td> <td>P</td> <td colspan="3">0.150 REF</td> </tr> <tr> <td>DIMPLE DEPTH</td> <td>A2</td> <td colspan="3">0.100 REF</td> </tr> </tbody> </table> <p>Notes:                      1. Dimensioning and tolerancing conform to ASME Y14.5-2009                      2. All dimensions are in millimeters</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th colspan="2">Package Outline</th> </tr> </thead> <tbody> <tr> <td>6L PQFV</td> <td>PDD-PQFV-004-C07050-037</td> </tr> <tr> <td>7.000x5.000x0.850 mm</td> <td></td> </tr> <tr> <td>2019/03/13 Rev B00</td> <td></td> </tr> </tbody> </table>		SYMBOL	MIN	NOM	MAX	TOTAL THICKNESS	A	0.800	0.850	0.900	STAND OFF	A1	0.000	0.035	0.050	BODY SIZE	X D	7.000 BSC			Y E	5.000 BSC			EP SIZE	X J	3.400	3.500	3.600	Y K	1.400	1.500	1.600	LEAD WIDTH	b	1.350	1.400	1.450	LEAD LENGTH	L	0.850	0.900	0.950	LEAD PITCH	L1	1.000 REF			LEAD PITCH	e	2.540 BSC			PACKAGE TOLERANCE	aaa	0.100			MOLD FLATNESS	bbb	0.100			COPLANARITY	ccc	0.080			DIMPLE WIDTH	T	0.300 REF			DIMPLE LENGTH	P	0.150 REF			DIMPLE DEPTH	A2	0.100 REF			Package Outline		6L PQFV	PDD-PQFV-004-C07050-037	7.000x5.000x0.850 mm		2019/03/13 Rev B00		<p><b>7.0 x 5.0 x 0.85 mm<sup>[18]</sup></b></p> <p><b>Note:</b>                      Circles in center pad are thermal vias, recommended to improve thermal performance</p>
	SYMBOL	MIN	NOM	MAX																																																																																								
TOTAL THICKNESS	A	0.800	0.850	0.900																																																																																								
STAND OFF	A1	0.000	0.035	0.050																																																																																								
BODY SIZE	X D	7.000 BSC																																																																																										
	Y E	5.000 BSC																																																																																										
EP SIZE	X J	3.400	3.500	3.600																																																																																								
	Y K	1.400	1.500	1.600																																																																																								
LEAD WIDTH	b	1.350	1.400	1.450																																																																																								
LEAD LENGTH	L	0.850	0.900	0.950																																																																																								
LEAD PITCH	L1	1.000 REF																																																																																										
LEAD PITCH	e	2.540 BSC																																																																																										
PACKAGE TOLERANCE	aaa	0.100																																																																																										
MOLD FLATNESS	bbb	0.100																																																																																										
COPLANARITY	ccc	0.080																																																																																										
DIMPLE WIDTH	T	0.300 REF																																																																																										
DIMPLE LENGTH	P	0.150 REF																																																																																										
DIMPLE DEPTH	A2	0.100 REF																																																																																										
Package Outline																																																																																												
6L PQFV	PDD-PQFV-004-C07050-037																																																																																											
7.000x5.000x0.850 mm																																																																																												
2019/03/13 Rev B00																																																																																												

**Notes:**

16. Top Marking: Y denotes manufacturing origin and XXXX denotes manufacturing lot number. The value of “Y” will depend on the assembly location of the device.
17. A capacitor of value 0.1  $\mu$ F or higher between VDD and GND is required. An additional 10  $\mu$ F capacitor between VDD and GND is required for the best phase jitter performance.
18. The center pad is internally connected to the GND pin. Soldering down the center pad to the GND is recommended for best thermal dissipation, but is optional.

**Table 11. APR Table**Absolute pull range (APR) = Nominal pull range (PR) - frequency stability (F\_stab)-aging<sup>[19]</sup>

Nominal Pull Range	Frequency Stability			
	± 15	± 25	± 35	± 50
	APR (ppm)			
± 25	± 5	–	–	–
± 50	± 30	± 20	± 10	–
± 80	± 60	± 50	± 40	± 25
± 100	± 80	± 70	± 60	± 45
± 150	–	± 120	± 110	± 95
± 200	–	± 170	± 160	± 145
± 400	–	± 370	± 360	± 345
± 800	–	± 770	± 760	± 745
± 1600	–	± 1570	± 1560	± 1545
± 3200	–	± 3170	± 3160	± 3145

**Note:**

19. Aging includes solder down shift and 20-year aging.

**Additional Information****Table 12. Additional Information**

Document	Description	Download Link
<b>ECCN #: EAR99</b>	Five character designation used on the commerce Control List (CCL) to identify dual use items for export control purposes.	—
<b>HTS Classification Code: 8542.39.0000</b>	A Harmonized Tariff Schedule (HTS) code developed by the World Customs Organization to classify/define internationally traded goods.	—
<b>Part number Generator</b>	Tool used to create the part number based on desired features.	<a href="https://www.sitime.com/part-number-generator">https://www.sitime.com/part-number-generator</a>
<b>Time Machine II</b>	MEMS oscillator programmer	<a href="http://www.sitime.com/support/time-machine-oscillator-programmer">http://www.sitime.com/support/time-machine-oscillator-programmer</a>
<b>Manufacturing Notes</b>	Tape & Reel dimension, reflow profile and other manufacturing related info	<a href="https://www.sitime.com/support/resource-library?filter=531">https://www.sitime.com/support/resource-library?filter=531</a>
<b>Qualification Reports</b>	RoHS report, reliability reports, composition reports	<a href="http://www.sitime.com/support/quality-and-reliability">http://www.sitime.com/support/quality-and-reliability</a>
<b>Performance Reports</b>	Additional performance data such as phase noise, current consumption and jitter for selected frequencies	<a href="http://www.sitime.com/support/performance-measurement-report">http://www.sitime.com/support/performance-measurement-report</a>
<b>Termination Techniques</b>	AN10029 Termination design recommendations	<a href="http://www.sitime.com/support/application-notes">http://www.sitime.com/support/application-notes</a>
<b>Layout Techniques</b>	AN10006 Layout recommendations	<a href="http://www.sitime.com/support/application-notes">http://www.sitime.com/support/application-notes</a>
<b>Evaluation Boards</b>	SiT6085EB, SiT6086EB and SiT6097EB for Differential Oscillators	<a href="https://www.sitime.com/support/user-guides">https://www.sitime.com/support/user-guides</a>

## Revision History

**Table 13. Revision History**

Revision	Release Date	Change Summary
0.5	7/30/2019	Initial draft release
1.00	07/24/2020	Formatting updates Corrected typos Updated package Dimensions Drawings Updated Table 8 Thermal Considerations for 5032 package Added Evaluation Boards SiT6085EB reference in Additional Information Rearranged layout, added Description, Block Diagram and TOC Added HTS classification code Clarified $\pm 15$ ppm pull range up to $\pm 100$ ppm Modified maximum junction temperatures Removed I_driver HCSL specification as not applicable

**SiTime Corporation, 5451 Patrick Henry Drive, Santa Clara, CA 95054, USA | Phone: +1-408-328-4400 | Fax: +1-408-328-4439**

© SiTime Corporation 2017-2020. The information contained herein is subject to change at any time without notice. SiTime assumes no responsibility or liability for any loss, damage or defect of a Product which is caused in whole or in part by (i) use of any circuitry other than circuitry embodied in a SiTime product, (ii) misuse or abuse including static discharge, neglect or accident, (iii) unauthorized modification or repairs which have been soldered or altered during assembly and are not capable of being tested by SiTime under its normal test conditions, or (iv) improper installation, storage, handling, warehousing or transportation, or (v) being subjected to unusual physical, thermal, or electrical stress.

**Disclaimer:** SiTime makes no warranty of any kind, express or implied, with regard to this material, and specifically disclaims any and all express or implied warranties, either in fact or by operation of law, statutory or otherwise, including the implied warranties of merchantability and fitness for use or a particular purpose, and any implied warranty arising from course of dealing or usage of trade, as well as any common-law duties relating to accuracy or lack of negligence, with respect to this material, any SiTime product and any product documentation. Products sold by SiTime are not suitable or intended to be used in a life support application or component, to operate nuclear facilities, or in other mission critical applications where human life may be involved or at stake. All sales are made conditioned upon compliance with the critical uses policy set forth below.

#### CRITICAL USE EXCLUSION POLICY

**BUYER AGREES NOT TO USE SITIME'S PRODUCTS FOR ANY APPLICATION OR IN ANY COMPONENTS USED IN LIFE SUPPORT DEVICES OR TO OPERATE NUCLEAR FACILITIES OR FOR USE IN OTHER MISSION-CRITICAL APPLICATIONS OR COMPONENTS WHERE HUMAN LIFE OR PROPERTY MAY BE AT STAKE.**

SiTime owns all rights, title and interest to the intellectual property related to SiTime's products, including any software, firmware, copyright, patent, or trademark. The sale of SiTime products does not convey or imply any license under patent or other rights. SiTime retains the copyright and trademark rights in all documents, catalogs and plans supplied pursuant to or ancillary to the sale of products or services by SiTime. Unless otherwise agreed to in writing by SiTime, any reproduction, modification, translation, compilation, or representation of this material shall be strictly prohibited.