

## Signetics

|               |                       |
|---------------|-----------------------|
| Document No.  | 853-0024              |
| ECN No.       | 97805                 |
| Date of issue | October 5, 1989       |
| Status        | Product Specification |
| FAST Products |                       |

# FAST 74F195

## Shift Register

### 4-Bit Parallel-Access Shift Register

| TYPE   | TYPICAL $f_{MAX}$ | TYPICAL SUPPLY CURRENT (TOTAL) |
|--------|-------------------|--------------------------------|
| 74F195 | 115MHz            | 45mA                           |

## FEATURES

- High-impedance NPN base inputs for reduced loading ( $20\mu A$  in Low and High states)
- Shift right and parallel load capability
- J -  $\bar{K}$ (D) inputs to first stage
- Complement output from last stage
- Asynchronous Master Reset

## DESCRIPTION

The 74F195 is a 4-bit Parallel Access Shift Register and its functional characteristics are indicated in the Logic diagram and Function Table. The device is useful in a variety of shifting, counting and storage applications. It performs serial, parallel, serial to parallel, or parallel to serial data transfers at very high speeds.

The 74F195 operates in two primary modes: shift right ( $Q_0 \rightarrow Q_1$ ) and parallel load, which are controlled by the state of the Parallel Enable ( $\bar{PE}$ ) input. Serial data enters the first flip-flop ( $Q_0$ ) via the J and  $\bar{K}$

## ORDERING INFORMATION

| PACKAGES           | COMMERCIAL RANGE<br>$V_{CC} = 5V \pm 10\%$ ; $T_A = 0^\circ C$ to $+70^\circ C$ |
|--------------------|---|
| 16-Pin Plastic DIP | N74F195N  |
| 16-Pin Plastic SO  | N74F195D  |


## INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

| PINS                   | DESCRIPTION                            | 74F(U.L.) HIGH/LOW | LOAD VALUE HIGH/LOW |
|------------------------|--|--------------------|---------------------|
| $D_0 - D_3$            | Parallel data inputs                   | 1.0/0.033          | $20\mu A/20\mu A$   |
| J, $\bar{K}$           | J - K or D type serial inputs          | 1.0/0.033          | $20\mu A/20\mu A$   |
| $\bar{PE}$             | Parallel Enable input                  | 1.0/0.033          | $20\mu A/20\mu A$   |
| CP                     | Clock Pulse input (Active rising edge) | 1.0/0.033          | $20\mu A/20\mu A$   |
| $\bar{MR}$             | Master Reset input (Active Low)        | 2.0/0.066          | $40\mu A/40\mu A$   |
| $Q_0 - Q_3, \bar{Q}_3$ | Data outputs                           | 50/33              | $1.0mA/20mA$        |


### NOTE:

One (1.0) FAST Unit Load is defined as:  $20\mu A$  in the High state and  $0.6mA$  in the Low state.

## PIN CONFIGURATION




## LOGIC SYMBOL



$V_{CC}$  - Pin 16  
GND - Pin 8

## LOGIC SYMBOL (IEEE/IEC)



# Shift Register

FAST 74F195

## AC ELECTRICAL CHARACTERISTICS

| SYMBOL                               | PARAMETER                                 | TEST CONDITION | LIMITS   |      |      |  |      | UNIT |
|--------------------------------------|---|----------------|--|------|------|--|------|------|
|                                      |   |                | T <sub>A</sub> = +25°C<br>V <sub>CC</sub> = 5V<br>C <sub>L</sub> = 50pF<br>R <sub>L</sub> = 500Ω |      |      | T <sub>A</sub> = 0°C to +70°C<br>V <sub>CC</sub> = 5V ±10%<br>C <sub>L</sub> = 50pF<br>R <sub>L</sub> = 500Ω |      |      |
|                                      |   |                | Min  | Typ  | Max  | Min  | Max  |      |
| f <sub>MAX</sub>                     | Maximum clock frequency                   | PE mode        | 120  | 130  |      | 110  |      | MHz  |
|                                      |   | Toggle mode    | 100  | 115  |      | 80   |      |      |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay<br>CP to Q <sub>n</sub> | Waveform 1     | 4.0  | 6.5  | 9.5  | 4.0  | 10.0 | ns   |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay<br>CP to Q <sub>3</sub> | Waveform 1     | 7.0  | 10.0 | 13.0 | 7.0  | 13.5 | ns   |
| t <sub>PHL</sub>                     | Propagation delay<br>MR to Q <sub>n</sub> | Waveform 2     | 5.0  | 7.5  | 10.5 | 5.0  | 11.0 | ns   |
| t <sub>PLH</sub>                     | Propagation delay<br>MR to Q <sub>3</sub> | Waveform 2     | 7.0  | 10.0 | 13.5 | 7.0  | 14.0 | ns   |

## AC SETUP REQUIREMENTS

| SYMBOL                                   | PARAMETER  | TEST CONDITION | LIMITS   |     |     |  |     | UNIT |
|--|--|----------------|--|-----|-----|--|-----|------|
|  |  |                | T <sub>A</sub> = +25°C<br>V <sub>CC</sub> = 5V<br>C <sub>L</sub> = 50pF<br>R <sub>L</sub> = 500Ω |     |     | T <sub>A</sub> = 0°C to +70°C<br>V <sub>CC</sub> = 5V ±10%<br>C <sub>L</sub> = 50pF<br>R <sub>L</sub> = 500Ω |     |      |
|  |  |                | Min  | Typ | Max | Min  | Max |      |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L) | Setup time, High or Low<br>J, K and D <sub>n</sub> to CP | Waveform 3     | 4.0  |     |     | 4.0  |     | ns   |
| t <sub>h</sub> (H)<br>t <sub>h</sub> (L) | Hold time, High or Low<br>J, K and D <sub>n</sub> to CP  | Waveform 3     | 0  |     |     | 0  |     | ns   |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L) | Setup time, High or Low<br>PE to CP                      | Waveform 4     | 3.0  |     |     | 3.0  |     | ns   |
| t <sub>h</sub> (H)<br>t <sub>h</sub> (L) | Hold time, High or Low<br>PE to CP                       | Waveform 4     | 0  |     |     | 0  |     | ns   |
| t <sub>w</sub> (H)                       | CP Pulse width<br>High                                   | Waveform 1     | 6.0  |     |     | 6.0  |     | ns   |
| t <sub>w</sub> (L)                       | MR Pulse width<br>Low                                    | Waveform 2     | 5.0  |     |     | 5.0  |     | ns   |
| t <sub>REC</sub>                         | Recovery time<br>MR to CP                                | Waveform 2     | 6.0  |     |     | 6.0  |     | ns   |