

# NMOS 65,536-BIT DYNAMIC RANDOM ACCESS MEMORY

## DESCRIPTION

The Fujitsu MB8266A is a fully decoded dynamic NMOS random access memory organized as 65,536 one-bit words. The design is optimized for high speed, high performance applications such as main-frame memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout are required.

The MB8266A offers new functional enhancements that make it more versatile than previous dynamic RAMS. "CAS-before-RAS" refresh provides an on-chip refresh capability that is compatible with upward expansion to 256K dynamic RAMS, since pin 1 is left as a "no connect". The MB8266A also features Nibble Mode, which allows high speed serial

access to up to four bits of data. Multiplexed row and column address inputs permit the MB8266A to be housed in a Jedec standard 16-pin DIP and 18-pad LCC.



The MB8266A is fabricated using silicon gate NMOS and Fujitsu's advanced Double-Layer Polysilicon process. This process, coupled with single transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including sense amplifiers.

Clock timing requirements are non-critical and the power supply tolerance is very wide. All inputs and output are TTL compatible.


## FEATURES

- 65,536 x 1-bit organization
- Row Access Time/Cycle Time  
MB8266A-10 100 ns Max./200 ns Min.  
MB8266A-12 120 ns Max./230 ns Min.  
MB8266A-15 150 ns Max./260 ns Min.
- Nibble Access Time/Cycle Time  
MB8266A-10 25 ns Max./60 ns Min.  
MB8266A-12 30 ns Max./70 ns Min.  
MB8266A-15 40 ns Max./90 ns Min.
- Low Maximum Power Dissipation  
MB8266A-10 275 mW (Active)  
MB8266A-12 248 mW (Active)  
MB8266A-15 220 mW (Active)  
All devices 25 mW (Standby) Max.
- Single +5V supply voltage,  $\pm 10\%$  tolerance
- All inputs TTL compatible, low capacitive load
- Three-state TTL compatible output
- Nibble mode capability for faster access
- CAS before RAS on chip refresh
- RAS only refresh
- Hidden CAS before RAS on chip refresh
- 2ms/128 cycle refresh
- Read-Modify-Write capability
- Common I/O capability using "Early Write" operation
- Output unlatched at cycle end allows two-dimensional chip select
- On-chip Address and Data-in latches
- On-chip substrate bias generator
- $t_{AR}$ ,  $t_{WCR}$ ,  $t_{DHR}$  eliminated


## MB8266A BLOCK DIAGRAM



**PLASTIC PACKAGE**  
**DIP-16P-M03**




**CERDIP PACKAGE**  
**DIP-16C-C04**




**CERAMIC LCC**  
**LCC-18C-F02**

## PIN ASSIGNMENTS



\*A<sub>3</sub> and A<sub>6</sub> assigned for Nibble Address



Note: The following IEEE Std. 662-1980 symbols are used in this data sheet: D = Data in,  $\bar{W}$  = Write Enable, Q = Data Out.

**ABSOLUTE MAXIMUM RATING** (See Note)

R7

Rating		Symbol	Value	Unit
Voltage on any pin relative to $V_{SS}$		$V_{IN}, V_{OUT}$	-1 to +7	V
Voltage on $V_{CC}$ supply relative to $V_{SS}$		$V_{CC}$	-1 to +7	V
Storage Temperature	Cerdip	$T_{stg}$	-55 to +150	°C
	Plastic		-55 to +125	
Power Dissipation		$P_D$	1.0	W
Short circuit output current		$I_{OS}$	50	mA

**RECOMMENDED OPERATING CONDITIONS** (Referenced to  $V_{SS}$ )

R4

Parameter	Symbol	Value			Unit	Ambient Temperature
		Min	Typ	Max		
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V	0°C to +70°C
	$V_{SS}$	0	0	0	V	
Input High Voltage, all inputs	$V_{IH}$	2.4	—	6.5	V	
Input Low Voltage, all inputs	$V_{IL}$	-1.0	—	0.8	V	

**CAPACITANCE** ( $T_A = 25^\circ\text{C}$ )

R3

Parameter	Symbol	Value			Unit
		Min	Typ	Max	
Input Capacitance $A_0 \sim A_7, D$	$C_{IN1}$	—	—	5	pF
Input Capacitance $RAS, CAS, W$	$C_{IN2}$	—	—	8	pF
Output Capacitance $Q$	$C_{OUT}$	—	—	7	pF

**DC CHARACTERISTICS** (Recommended operating conditions unless otherwise noted.)

R9

Parameter	Symbol	MB8266A-10		MB8266A-12		MB8266A-15		Unit
		Min	Max	Min	Max	Min	Max	
OPERATING CURRENT* Average power supply current ( $RAS, CAS$ cycling; $t_{RC} = \min$ )	$I_{CC1}$	—	50	—	45	—	40	mA
STANDBY CURRENT Power supply current ( $RAS/CAS = V_{IH}$ )	$I_{CC2}$	—	4.5	—	4.5	—	4.5	mA
REFRESH CURRENT 1* Average power supply current ( $CAS = V_{IH}, RAS$ cycling; $t_{RC} = \min$ )	$I_{CC3}$	—	38	—	35	—	31	mA
NIBBLE MODE CURRENT* Average power supply current ( $RAS = V_{IL}, CAS$ cycling; $t_{NC} = \min$ )	$I_{CC4}$	—	21	—	21	—	21	mA
REFRESH CURRENT 2* Average power supply current ( $RAS$ cycling, $CAS$ -before- $RAS$ )	$I_{CC5}$	—	42	—	38	—	34	mA
INPUT LEAKAGE CURRENT any input ( $0 \leq V_{IN} \leq 5.5V, V_{CC} = 5.5V, V_{SS} = 0V$ , all other pins not under test = $0V$ )	$I_{IL}$	-10	10	-10	10	-10	10	$\mu A$
OUTPUT LEAKAGE CURRENT (Data out is disabled, $0V \leq V_{OUT} \leq 5.5V$ )	$I_{OL}$	-10	10	-10	10	-10	10	$\mu A$
OUTPUT HIGH VOLTAGE ( $I_{OH} = -5\text{ mA}$ )	$V_{OH}$	2.4	—	2.4	—	2.4	—	V
OUTPUT LOW VOLTAGE ( $I_{OL} = 4.2\text{ mA}$ )	$V_{OL}$	—	0.4	—	0.4	—	0.4	V

Note:  $I_{CC}$  is dependent on output loading cycle rates. Specified values are obtained with the output open.

## AC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

R46


Parameter	Notes	Symbol		MB8266A-10		MB8266A-12		MB8266A-15		Unit
		Alternate	*Standard	Min	Max	Min	Max	Min	Max	
Time between Refresh		t <sub>REF</sub>	TRVRV	—	2	—	2	—	2	ms
Random Read/Write Cycle Time		t <sub>RC</sub>	TRELREL	200	—	230	—	260	—	ns
Read-Write Cycle Time		t <sub>RWC</sub>	TRELREL	230	—	265	—	280	—	ns
Access Time from $\overline{\text{RAS}}$	4 6	t <sub>RAC</sub>	TRELQV	—	100	—	120	—	150	ns
Access Time from $\overline{\text{CAS}}$	5 6	t <sub>CAC</sub>	TCELQV	—	50	—	60	—	75	ns
Output Buffer Turn Off Delay		t <sub>OFF</sub>	TCEHQZ	0	30	0	35	0	40	ns
Transition Time		t <sub>T</sub>	TT	3	50	3	50	3	50	ns
RAS Precharge Time		t <sub>RP</sub>	TREHREL	90	—	100	—	100	—	ns
RAS Pulse Width		t <sub>RAS</sub>	TRELREH	100	10000	120	10000	150	10000	ns
RAS Hold Time		t <sub>RSH</sub>	TCELREH	50	—	60	—	75	—	ns
CAS Precharge Time		t <sub>CP</sub>	TCEHCEL	50	—	50	—	55	—	ns
CAS Pulse Width		t <sub>CAS</sub>	TCELCEH	50	10000	60	10000	75	10000	ns
CAS Hold Time		t <sub>CSH</sub>	TRELCEH	100	—	120	—	150	—	ns
RAS to CAS Delay Time	4 7	t <sub>RCD</sub>	TRELCEL	20	50	20	60	25	75	ns
CAS to RAS Set Up Time		t <sub>CRS</sub>	TCEHREL	30	—	30	—	30	—	ns
Row Address Set Up Time		t <sub>ASR</sub>	TAVREL	0	—	0	—	0	—	ns
Row Address Hold Time		t <sub>RAH</sub>	TRELAX	10	—	10	—	15	—	ns
Column Address Set Up Time		t <sub>ASC</sub>	TAVCEL	0	—	0	—	0	—	ns
Column Address Hold Time		t <sub>CAH</sub>	TCELAX	15	—	15	—	20	—	ns
Read Command Set Up Time		t <sub>RCS</sub>	TWHCEL	0	—	0	—	0	—	ns
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	9	t <sub>RRH</sub>	TREHWX	20	—	20	—	20	—	ns
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	9	t <sub>RCH</sub>	TCEHWX	0	—	0	—	0	—	ns
Write Command Set Up Time		t <sub>WCS</sub>	TWLCEL	0	—	0	—	0	—	ns
Write Command Hold Time		t <sub>WCH</sub>	TCELWH	20	—	25	—	30	—	ns
Write Command Pulse Width		t <sub>Wp</sub>	TWLWH	20	—	25	—	30	—	ns
Write Command to $\overline{\text{RAS}}$ Lead Time		t <sub>RWL</sub>	TWLREH	35	—	40	—	45	—	ns
Write Command to $\overline{\text{CAS}}$ Lead Time		t <sub>CWL</sub>	TWLCEH	35	—	40	—	45	—	ns
Data In Set Up Time		t <sub>DS</sub>	TOVREL	0	—	0	—	0	—	ns
Data In Hold Time		t <sub>DH</sub>	TCELDX	20	—	25	—	30	—	ns
CAS to $\overline{\text{W}}$ Delay	8	t <sub>CWD</sub>	TCELWL	40	—	50	—	60	—	ns
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ Delay	8	t <sub>RWD</sub>	TRELWL	90	—	110	—	120	—	ns
CAS Set Up Time Referenced to $\overline{\text{RAS}}$ ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ )		t <sub>FCS</sub>	TCELREL	20	—	25	—	30	—	ns
CAS Hold Time Referenced to $\overline{\text{RAS}}$ ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ )		t <sub>FCH</sub>	TRELCEX	20	—	25	—	30	—	ns
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Active Time		t <sub>RPC</sub>	TREHCEL	20	—	20	—	20	—	ns
Nibble Mode Read/Write Cycle Time		t <sub>NC</sub>	TCEHCEH	60	—	70	—	90	—	ns
Nibble Mode Read-Write Cycle Time		t <sub>NRWC</sub>	TCEHCEH	75	—	90	—	120	—	ns
Nibble Mode Access Time		t <sub>NCAC</sub>	TCELQV	—	25	—	30	—	40	ns
Nibble Mode $\overline{\text{CAS}}$ Pulse Width		t <sub>NCAS</sub>	TCELCEH	25	—	30	—	40	—	ns
Nibble Mode $\overline{\text{CAS}}$ Precharge Time		t <sub>NCp</sub>	TCEHCEL	25	—	30	—	40	—	ns
Nibble Mode Read $\overline{\text{RAS}}$ Hold Time		t <sub>NARSH</sub>	TCELREH	25	—	30	—	40	—	ns
Nibble Mode Write $\overline{\text{RAS}}$ Hold Time		t <sub>NWRSH</sub>	TCELREH	35	—	40	—	45	—	ns
Nibble Mode Write Command to $\overline{\text{CAS}}$ Lead Time		t <sub>NCWL</sub>	TWLCEH	20	—	25	—	35	—	ns
Nibble Mode Write Command Set Up Time		t <sub>NWCS</sub>	TWLCEL	0	—	0	—	0	—	ns
Nibble Mode $\overline{\text{CAS}}$ to $\overline{\text{W}}$ Delay		t <sub>NCWD</sub>	TCELWL	15	—	20	—	30	—	ns
Refresh Counter Test Cycle Time	10	t <sub>RTC</sub>	TRELREL	300	—	350	—	405	—	ns
Refresh Counter Test $\overline{\text{RAS}}$ Pulse Width	10	t <sub>TRAS</sub>	TRELREH	200	—	240	—	295	—	ns

See Notes on following page.

\*These symbols are described in IEEE STD 662-1980: IEEE Standard Terminology for Semiconductor Memory.


**Notes:**

1. An initial pause of 200 $\mu$ s is required after power up followed by any 8 RAS cycles before proper device operation is achieved. (If the internal refresh counter is to be effective, a minimum of 8 CAS before RAS refresh initialization cycles are required.)
2. Dynamic measurements assume  $t_T = 5$ ns.
3.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  (min) and  $V_{IL}$  (max).
4.  $t_{RCD}$  is specified as a reference point only. If  $t_{RCD} \leq t_{RCD}(\max)$  the specified maximum value of  $t_{RAC}(\max)$  can be met. If  $t_{RCD} > t_{RCD}(\max)$  then  $t_{RAC}$  is increased by the amount that  $t_{RCD}$  exceeds  $t_{RCD}(\max)$ .
5. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
6. Measured with a load equivalent to 2 TTL loads and 100pF.
7.  $t_{RCD}(\min) = t_{RAH}(\min) + 2t_T (t_T = 5\text{ns}) + t_{ASC}(\min)$ .
8.  $t_{WCS}$ ,  $t_{CWD}$  and  $t_{RWD}$  are non-restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\min)$ , the cycle is an early write cycle, and the data out pin will remain open circuit (high impedance) throughout entire cycle. If  $t_{CWD} \geq t_{CWD}(\min)$  and  $t_{RWD} \geq t_{RWD}(\min)$ , the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of the data out is indeterminate.
9. Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.
10. Refresh counter test cycle only.


**TIMING DIAGRAMS****READ CYCLE**

## TIMING DIAGRAMS (Continued)


## WRITE CYCLE (EARLY WRITE)




## READ-WRITE/READ-MODIFY-WRITE CYCLE




### NIBBLE MODE READ CYCLE



### NIBBLE MODE WRITE CYCLE




### NIBBLE MODE READ-WRITE CYCLE




### "RAS-ONLY" REFRESH CYCLE

Note: CAS =  $V_{IH}$ , W, D = Don't Care



### "CAS-BEFORE-RAS" REFRESH CYCLE


Note: A,  $\overline{\text{W}}$ , D = Don't Care




Don't Care

**TIMING DIAGRAMS** (Continued)

**HIDDEN REFRESH CYCLE**



**CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE**





## DESCRIPTION

### Address Inputs

A total of sixteen binary input address bits are required to decode any 1 of 65536 storage cell locations within the MB8266A. Eight row-address bits are established on the input pins ( $A_0$  through  $A_7$ ) and latched with the Row Address Strobe (RAS). The eight column-address bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time ( $t_{RAH}$ ) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

### Write Enable

The read mode or write mode is selected with the W input. A logic high (1) on W dictates read mode; logic low (0) dictates write mode. Data input is disabled when read mode is selected.

### Data Input

Data is written into the MB8266A during a write or read-write cycle. The last falling edge of W or CAS is a strobe for the Data In (D) register. In a write cycle, if W is brought low (write mode) before CAS, D is strobed by CAS, and the set-up and hold times are referenced to CAS. In a read-write cycle, W must be delayed until CAS has made its negative transition. Thus D is strobed by W, and set-up and hold times are referenced to W.

### Data Output

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in a high impedance state until CAS is brought low. In a read cycle, or a read-write cycle, the output is valid after  $t_{RAC}$  from transition of RAS when  $t_{RCD}$  (max) is satisfied, or after  $t_{CAC}$  from transition of CAS when the transition occurs after  $t_{PCD}$  (max). Data remains valid until CAS is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

### RAS-Only Refresh

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 128 row-addresses ( $A_0 \sim A_6$ ) at least every two milliseconds. During refresh, either

$V_{IL}$  or  $V_{IH}$  is permitted for  $A_7$ . RAS-only refresh avoids any output during refresh because the output buffer is in the high impedance state unless CAS is brought low. Strobing each of 128 row-addresses with RAS will cause all bits in each row to be refreshed. RAS-only refresh results in a substantial reduction in power dissipation.

### Nibble Mode

Nibble mode allows high speed serial read, write or read-modify-write access of 2, 3 or 4 bits of data. The bits of data that may be accessed during nibble mode are determined by the 8 row addresses and 6 column addresses. The 2 column address bits ( $A_3, A_6$ ) are used to select 1 of the 4 nibble bits for initial access. After the first bit is accessed by the normal mode, the remaining nibble bits may be accessed by toggling CAS "high" then "low" while RAS remains "low". Toggling CAS causes  $A_6$  and  $A_3$  to be incremented internally while all the other address bits are held constant thereby making the next nibble bit available for access. (See Table 1).

If more than 4 bits are accessed during nibble mode, the address sequence will begin to repeat. If any bit is written during nibble mode, the new data will be read on any subsequent access. If the write operation is executed again on subsequent access, the new data will be written into the selected cell location.

In nibble mode, read, write, and read-modify-write operations may be performed in any desired combination.

### CAS-before-RAS Refresh

CAS-before-RAS refreshing available on the MB8266A offers an alternate refresh method. If CAS is held "low" for the specified period ( $t_{FCS}$ ) before RAS goes "low", on-chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next CAS-before-RAS refresh operation.

### Hidden Refresh

A Hidden refresh cycle may take place while maintaining the latest valid data at the output by extending the CAS ar

tive time. For the MB8266A, a hidden refresh cycle is a CAS-before-RAS refresh cycle. The internal refresh address counter provides the refresh address as in a normal CAS before RAS refresh cycle.

### CAS-before-RAS Refresh Counter Test Cycle

A special timing sequence using the CAS-before-RAS counter test cycle provides a convenient method of verifying the functionality of CAS-before-RAS refresh operation, if CAS goes to "high" and goes to "low" again while RAS is held "low", the read and write operation are enabled. A memory cell can be addressed with 8 row address bits and 8 column address bits defined as follows:

- \* A ROW ADDRESS—Bits  $A_0$  through  $A_6$  are defined by the refresh counter. The other bit  $A_7$  is set "low" internally.
- \* A COLUMN ADDRESS—All the bits  $A_0$  through  $A_7$  are defined by latching levels on  $A_0$  through  $A_7$  at the second falling edge of CAS.


### Suggested CAS-before-RAS Counter Test Procedure

The timing, as shown in the CAS-before-RAS Counter Test Cycle, is used for all the following operations:







- (1) Initialize the internal refresh counter. For this operation, 8 cycles are required.
- (2) Write a test pattern of "low"s into the memory cells at a single column address and 128 row addresses.
- (3) Using a read-modify-write cycle, read the "low" written at the last operation (Step (2)) and write a new "high" in the same cycle. This cycle is repeated 128 times, and "high"s are written into the 128 memory cells.
- (4) Read the "high"s written at the last operation (Step (3)).
- (5) Complement the test pattern and repeat steps (2), (3) and (4).

## NIBBLE MODE ADDRESS SEQUENCE EXAMPLE







Sequence	Nibble Bit	Row Address	Column Address		
			A <sub>3</sub>	A <sub>6</sub>	
$\overline{\text{RAS}}/\overline{\text{CAS}}$ (normal mode)	1	10101010	101010	1 0	input addresses
toggle $\overline{\text{CAS}}$ (nibble mode)	2	10101010	101010	1 1	
toggle $\overline{\text{CAS}}$ (nibble mode)	3	10101010	101010	0 0	generated internally
toggle $\overline{\text{CAS}}$ (nibble mode)	4	10101010	101010	0 1	
toggle $\overline{\text{CAS}}$ (nibble mode)	1	10101010	101010	1 0	sequence repeats

CURRENT WAVEFORM ( $V_{CC} = 5.5V$ ,  $T_A = 25^\circ\text{C}$ )







## TYPICAL CHARACTERISTICS CURVES







## TYPICAL CHARACTERISTICS CURVES (Continued)



TYPICAL CHARACTERISTICS CURVES (Continued)





## TYPICAL CHARACTERISTICS CURVES (Continued)



ADDRESS AND DATA INPUT VOLTAGE  
vs SUPPLY VOLTAGEADDRESS AND DATA INPUT VOLTAGE  
vs AMBIENT TEMPERATURERAS, CAS AND  $\overline{W}$  INPUT VOLTAGE  
vs SUPPLY VOLTAGERAS, CAS AND  $\overline{W}$  INPUT VOLTAGE  
vs AMBIENT TEMPERATURE

**TYPICAL CHARACTERISTICS CURVES** (Continued)

**CURRENT WAVEFORM DURING POWER UP**



**CURRENT WAVEFORM DURING POWER UP (ON MEMORY BOARD)**



**SUBSTRATE VOLTAGE vs SUPPLY VOLTAGE (DURING POWER UP)**

