FUJITSU MICROELECTRONICS. INC.

MB8264A

MB8266A-10 MB8266A-12 MB8266A-15

NMOS 65,536-BIT DYNAMIC RANDOM ACCESS MEMORY

DESCRIPTION

The Fujitsu MB8266A is a fully decoded dynamic NMOS random access memory organized as 65,536 one-bit words. The design is optimized for high speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout are required.

The MB8266A offers new functional enhancements that make it more versatile than previous dynamic RAMS. "CASbefore-RAS" refresh provides an on-chip refresh capability that is compatible with upward expansion to 256K dynamic RAMS, since pin 1 is left as a "no connect". The MB8266A also features Nibble Mode, which allows high speed serial

FEATURES

- 65,536 x 1-bit organization
- Row Access Time/Cycle Time MB8266A-10 100 ns Max/200 ns Min. MB8266A-12 120 ns Max/230 ns Min. MB8266A-15 150 ns Max/260 ns Min.
- Nibble Access Time/Cycle Time MB8266A-10 25 ns Max./60 ns Min. MB8266A-12 30 ns Max./70 ns Min. MB8266A-15 40 ns Max./90 ns Min.
- Low Maximum Power Dissipation MB8266A-10 275 mW (Active) MB8266A-12 248 mW (Active) MB8266A-15 220 mW (Active) All devices 25 mW (Standby) Max.
- Single +5V supply voltage, ±10% tolerance
- All inputs TTL compatible, low capacitive load
- Three-state TTL compatible output


access to up to four bits of data. Multiplexed row and column address inputs permit the MB8266A to be housed in a Jedec standard 16-pin DIP and 18-pad LCC.

The MB8266A is fabricated using silicon gate NMOS and Fujitsu's advanced Double-Layer Polysilicon process. This process, coupled with single transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including sense amplifiers.

Clock timing requirements are non-critical and the power supply tolerance is very wide. All inputs and output are TTL compatible.

- Nibble mode capability for faster access
- · CAS before RAS on chip refresh
- RAS only refresh
- Hidden CAS before RAS on chip refresh
- 2ms/128 cycle refresh
- . Read-Modify-Write capability
- Common I/O capability using "Early Write" operation
- Output unlatched at cycle end allows two-dimensional chip select
- . On-chip Address and Data-in latches
- · On-chip substrate bias generator
- t_{AR}, t_{WCR}, t_{DHR} eliminated

On-chip substrat





PLASTIC PACKAGE DIP-16P-M03




CERDIP PACKAGE DIP-16C-C04




CERAMIC LCC LCC-18C-F02

PIN ASSIGNMENTS



*A₃ and A₆ assigned for Nibble Address



Note: The following IEEE Std. 662-1980 symbols are used in this data sheet: D = Data in, W = Write Enable, Q = Data Out.

29

R7

ABSOLUTE MAXIMUM RATING (See Note)

Rating Voltage on any pin relative to V _{SS}		Symbol	Value	Unit
		(VIN, VOUT)	-1 to +7	V
Voltage on V _{CC} supply rel	ative to V _{SS}	Vcc	-1 to +7	V
Storage Tamparature	Cerdip	7	-55 to +150	**
Storage Temperature	Plastic	T _{stg}	-55 to +125	°C
Power Dissipation		PD	1.0	W
Short circuit output currer	nt	los	50	mA

RECOMMENDED OPERATING CONDITIONS (Referenced to V_{SS})

_			Value			Ambient Temperature	
Parameter	Symbol	Min	Тур	Max	Unit		
Cumbu Voltage	V _{CC}	4.5	5.0	5.5	v		
Supply Voltage	V _{SS}	0	0	0	V	0°C to +70°C	
Input High Voltage, all inputs	ViH	2.4	_	6.5	٧	0 0 10 +70 0	
Input Low Voltage, all inputs	VIL	1.0	-	0.8	V	_	

CAPACITANCE (TA = 25°C)

	Comphal		11=14		
Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance A ₀ ~ A ₇ , D	C _{IN1}		_	5	pF
Input Capacitance RAS, CAS, W	C _{IN2}	_	_	8	pF
Output Capacitance Q	C _{OUT}			7	pF

DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

	Symbol	MB8266A-10		MB8266A-12		MB8266A-15		
Parameter		Min	Max	Min	Max	Min	Max	Unit
OPERATING CURRENT* Average power supply current (RAS, CAS cycling; t _{RC} = min)	I _{CC1}	_	50		45	4	40	mA
STANDBY CURRENT Power supply current (RAS/CAS = V _{IH})	I _{CC2}	_	4.5		4.5		4.5	mA
REFRESH CURRENT 1* Average power supply current (CAS = V _{IH} , RAS cycling; t _{RC} = min)	Іссз	_	38	-	35	_	31	mA
NIBBLE MODE CURRENT* Average power supply current ($\overline{RAS} = V_{IL}$, \overline{CAS} cycling; $t_{NC} = min$)	lcc4		21		21		21	mA
REFRESH CURRENT 2* Average power supply current (RAS cycling, CAS-before-RAS)	l _{CC5}	_	42	_	38	-	34	mA
INPUT LEAKAGE CURRENT any input ($0 \le V_{IN} \le 5.5V$, $V_{CC} = 5.5V$, $V_{SS} = 0V$, all other pins not under test = $0V$)	 	-10	10	-10	10	-10	10	μΑ
OUTPUT LEAKAGE CURRENT (Data out is disabled, 0V ≤ V _{OUT} ≤ 5.5V)	l _{OL}	- 10	10	-10	10	-10	10	μА
OUTPUT HIGH VOLTAGE (I _{OH} = -5 mA)	V _{ОН}	2.4		2.4	_	2.4	_	ν
OUTPUT LOW VOLTAGE (I _{OL} = 4.2 mA)	V _{OL}	_	0.4	_	0.4	_	0.4	٧

Note: I_{CC} is dependent on output loading cycle rates. Specified values are obtained with the output open.

AC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

R46

Parameter	Notes	Symbol		MB8266A-10		MB8266A-12		MB8266A-15		Unit
•		Alternate	*Standard	Min	Max	Min	Max	Min	Max	
Time between Refresh		t _{REF}	TRVRV	_	2		2		2	ms
Random Read/Write Cycle Time		t _{RC}	TRELREL	200		230		260	_	ns
Read-Write Cycle Time		tRWC	TRELREL	230		265		280		ns
	4 6	tRAC	TRELQV		100		120	200	150	ns
	5 6	tCAC	TCELQV	_	50		60		75	ns
Output Buffer Turn Off Delay	रा हा	toff	TCEHQZ	0	30	0	35	0	40	ns
Transition Time		t _T	TT	3	50	3	50	3	50	ns
RAS Precharge Time		t _{RP}	TREHREL	90		100		100		ns
RAS Pulse Width		†RAS	TRELREH	100	10000	120	10000	150	10000	ns
RAS Hold Time		t _{RSH}	TCELREH	50	_	60		75	-	ns
CAS Precharge Time		t _{CP}	TCEHCEL	50		50		55		ns
CAS Pulse Width		tCAS	TCELCEH	50	10000	60	10000	75	10000	ns
CAS Hold Time		tCAS	TRELCEH	100	10000	120		150		ns
	4] [7]	1 _{RCD}	TRELCEL	20	50	20	60	25	75	ns
CAS to RAS Set Up Time	<u> </u>	tors	TCEHREL	30		30		30		ns
Row Address Set Up Time		tASR	TAVREL	0		0		0		n
Row Address Hold Time		t _{RAH}	TRELAX	10		10	_	15		n
Column Address Set Up Time			TAVCEL	0		0		0		n
Column Address Hold Time		tasc	TCELAX	15		15		20	_	n
Read Command Set Up Time		tCAH	TWHCEL	0		0	-	0		n
Read Command Hold Time Referenced to RAS	9	tRCS	TREHWX	20		20		20		n
Read Command Hold Time Referenced to CAS	9	t _{RRH}	TCEHWX	0		0	 	0	 -	n
Write Command Set Up Time		t _{RCH}	TWLCEL	0				0		n
Write Command Hold Time		twes	TCELWH	20	_	25		30		l ''
Write Command Pulse Width		twch	TWLWH	20		25		30		n
Write Command to RAS Lead Time	-	t _{WP}	TWLREH	35		40				-
		t _{RWL}	TWLCEH	35		40		45 45		n
Write Command to CAS Lead Time		t _{CWL}	TOVREL	0		0		0		n
Data In Set Up Time		t _{DS}								n
Data In Hold Time	<u></u>	t _{DH}	TCELDX	20		25		30		n
CAS to W Delay	8	tcwb	TCELWL	40		50		60		n
RAS to W Delay		t _{RWD}	TRELWL	90		110		120		n
CAS Set Up Time Referenced to RAS (CAS before		tFCS	TCELREL	20	_	25	-	30		n
CAS Hold Time Referenced to RAS (CAS before F	(AS)	t _{FCH}	TRELCEX	20		25		30		n
RAS Precharge to CAS Active Time		t _{RPC}	TREHCEL	20	_	20		20		n
Nibble Mode Read/Write Cycle Time		t _{NC}	TOEHCEH	60		70		90		n
Nibble Mode Read-Write Cycle Time		^t NRWC	TCEHCEH	75		90		120	-	n
Nibble Mode Access Time		tNCAC	TOELQV		25	-	30		40	n
Nibble Mode CAS Pulse Width		tNCAS	TOELCEH	25		30		40	<u> </u>	n
Nibble Mode CAS Precharge Time		[†] NCP	TOEHCEL	25		30		40		n
Nibble Mode Read RAS Hold Time		^t NRRSH	TCELREH	25		30	-	40		n
Nibble Mode Write RAS Hold Time		tnwrsh	TCELREH	35		40		45		n
Nibble Mode Write Command to CAS Lead Time		tNCWL	TWLCEH	20		25		35		n
Nibble Mode Write Command Set Up Time		tnwcs	TWLCEL	0		0	-	0		n
Nibble Mode CAS to W Delay	(IF)	^t NCWD	TCELWL	15		20	<u> </u>	30		n
Refresh Counter Test Cycle Time	10	t _{RTC}	TRELREL	300		350		405		n:
Refresh Counter Test RAS Pulse Width	10	^t TRAS	TRELREH	200		240	_	295		n

See Notes on following page.

^{*}These symbols are described in IEEE STD 662-1980: IEEE Standard Terminology for Semiconductor Memory.


Notes:

- An initial pause of 200µs is required after power up followed by any 8 RAS cycles before proper device operation is achieved. (If the internal refresh counter is to be effective, a minimum of 8 CAS before RAS refresh initialization cycles are required.)
- 2. Dynamic measurements assume t_T = 5ns.
- 3. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
- 4. t_{RCD} is specified as a reference point only. If t_{RCD} ≤ t_{RCD} (max) the specified maximum value of t_{RAC} (max) can be met. If t_{RCD} > t_{RCD} (max) then t_{RAC} is increased by the amount that t_{RCD} exceeds t_{RCD} (max).
- Assumes that t_{RCD} ≥ t_{RCD} (max).

- Measured with a load equivalent to 2 TTL loads and 100pF.
- 7. t_{RCD} (min) = t_{RAH} (min) + $2t_T$ (t_T = 5ns) + t_{ASC} (min).
- 8. t_{WCS}, t_{CWD} and t_{RWD} are non-restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle, and the data out pin will remain open circuit (high impedance) throughout entire cycle. If t_{CWD} ≥ t_{CWD} (min) and t_{RWD} ≥ t_{RWD} (min), the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of the data out is indeterminate.
- 9. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- 10. Refresh counter test cycle only.


TIMING DIAGRAMS

READ CYCLE





TIMING DIAGRAMS (Continued)


WRITE CYCLE (EARLY WRITE)





READ-WRITE/READ-MODIFY-WRITE CYCLE













"CAS-BEFORE-RAS" REFRESH CYCLE

Note: A, \overline{W} , D = Don't Care




TIMING DIAGRAMS (Continued)

HIDDEN REFRESH CYCLE



CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



DESCRIPTION

Address Inputs

A total of sixteen binary input address bits are required to decode any 1 of 65536 storage cell locations within the MB8266A. Eight row-address bits are established on the input pins (An through A7) and latched with the Row Address Strobe (RAS). The eight column-address bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be <u>stable on</u> or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (t_{RAH}) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

Write Enable

The read mode or write mode is selected with the W input. A logic high (1) on W dictates read mode; logic low (0) dictates write mode. Data input is disabled when read mode is selected.

Data Input

Data is written into the MB8266A during a write or read-write cycle. The last falling edge of W or CAS is a strobe for the Data In (D) register. In a write cycle, if W is brought low (write mode) before CAS, D is strobed by CAS, and the set-up and hold times are referenced to CAS. In a read-write cycle, W must be delayed until CAS has made its negative_transition. Thus D is strobed by W, and set-up and hold times are referenced to W.

Data Output

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in a high impedance state until CAS is brought low. In a read cycle, or a read-write cycle, the output is valid after trace from transition of RAS when transition of CAS when the transition occurs after trace (max). Data remains valid until CAS is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

RAS-Only Refresh

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 128 row-addresses ($A_0 \sim A_6$) at least every two milliseconds. During refresh, either

V_{IL} or V_{IH} is permitted for A₇. RASonly refresh avoids any output during refresh because the output buffer is in the high impedance state unless CAS is brought low. Strobing each of 128 row-addresses with RAS will cause all bits in each row to be refreshed. RASonly refresh results in a substantial reduction in power dissipation.

Nibble Mode

Nibble mode allows high speed serial read, write or read-modify-write access of 2, 3 or 4 bits of data. The bits of data that may be accessed during nibble mode are determined by the 8 row addresses and 6 column addresses. The 2 column address bits (A3, A6) are used to select 1 of the 4 nibble bits for initial access. After the first bit is accessed by the normal mode, the remaining nibble bits may be accessed by toggling CAS "high" then "low" while RAS remains "low". Toggling CAS causes A6 and A3 to be incremented internally while all the other address bits are held constant thereby making the next nibble bit available for access. (See Table 1).

If more than 4 bits are accessed during nibble mode, the address sequence will begin to repeat. If any bit is written during nibble mode, the new data will be read on any subsequent access. If the write operation is executed again on subsequent access, the new data will be written into the selected cell location.

In nibble mode, read, write, and readmodify-write operations may be performed in any desired combination.

CAS-before-RAS Refresh

CAS-before-RAS refreshing available on the MB8266A offers an alternate refresh method. If CAS is held "low" for the specified period (tFCS) before RAS goes "low", on-chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next CAS-before-RAS refresh operation.

Hidden Refresh

A Hidden refresh cycle may take place while maintaining the latest valid data at the output by extending the CAS ac

tive time. For the MB8266A, a hidden refresh cycle is a CAS-before-RAS refresh cycle. The internal refresh address counter provides the refresh address as in a normal CAS before RAS refresh cycle.

CAS-before-RAS Refresh Counter Test Cycle

A special timing sequence using the CAS-before-RAS counter test cycle provides a convenient method of verifying the functionality of CAS-before-RAS refresh operation, if CAS goes to "high" and goes to "low" again while RAS is held "low", the read and write operation are enabled. A memory cell can be addressed with 8 row address bits and 8 column address bits defined as follows:

- *A ROW ADDRESS—Bits A₀ through A₆ are defined by the refresh counter. The other bit A₇ is set "low" internally.
- *A COLUMN ADDRESS—All the bits A₀ through A₇ are defined by latching levels on A₀ through A₇ at the second falling edge of CAS.

Suggested CAS-before-RAS Counter Test Procedure

The timing, as shown in the CASbefore RAS Counter Test Cycle, is used for all the following operations:

- Initialize the internal refresh counter. For this operation, 8 cycles are required.
- (2) Write a test pattern of "low"s into the memory cells at a single column address and 128 row addresses.
- (3) Using a read-modify-write cycle, read the "low" written at the last operation (Step (2)) and write a new "high" in the same cycle. This cycle is repeated 128 times, and "high"s are written into the 128 memory cells.
- (4) Read the "high"s written at the last operation (Step (3)).
- (5) Compliment the test pattern and repeat steps (2), (3) and (4).


NIBBLE MODE ADDRESS SEQUENCE EXAMPLE


Sequence	Nibble Bit	Row Address	Column Address					
				A ₃	A ₆			
RAS/CAS (normal mode)	1	10101010	101010	1	0	input addresses		
toggle CAS (nibble mode)	2	10101010	101010	1	1)		
toggle CAS (nibble mode)	3	10101010	101010	0	0	generated internally		
toggle CAS (nibble mode)	4	10101010	101010	0	1	ĺ		
toggle CAS (nibble mode)	1	10101010	101010	1	0	sequence repeats		


CURRENT WAVEFORM ($V_{CC} = 5.5V$, TA = 25 °C)





TYPICAL CHARACTERISTICS CURVES






















STANDBY CURRENT VS SUPPLY VOLTAGE




STANDBY CURRENT VS AMBIENT TEMPERATURE




REFRESH CURRENT 1 vs CYCLE RATE





REFRESH CURRENT 1 vs SUPPLY VOLTAGE





REFRESH CURRENT 1 vs AMBIENT TEMPERATURE

























ADDRESS AND DATA INPUT VOLTAGE VS AMBIENT TEMPERATURE




RAS, CAS AND W INPUT VOLTAGE VS SUPPLY VOLTAGE




RAS, CAS AND W INPUT VOLTAGE VS AMBIENT TEMPERATURE





CURRENT WAVEFORM DURING POWER UP





CURRENT WAVEFORM DURING POWER UP (ON MEMORY BOARD)





20µs/Division

100µs/Division

SUBSTRATE VOLTAGE vs SUPPLY VOLTAGE (DURING POWER UP)

