

**Features**

- **Fast Read Access Time - 45 ns**
- **Low Power CMOS Operation**  
100  $\mu$ A max. Standby  
30 mA max. Active at 5 MHz
- **Wide Selection of JEDEC Standard Packages**  
40-Lead 600-mil PDIP and Cerdip  
44-Pad PLCC and LCC  
40-Lead TSOP
- **5 V  $\pm$  10% Power Supply**
- **High Reliability CMOS Technology**  
2000 V ESD Protection  
200 mA Latchup Immunity
- **Rapid Programming - 100  $\mu$ s/word (typical)**
- **Two-line Control**
- **CMOS and TTL Compatible Inputs and Outputs**
- **Integrated Product Identification Code**
- **Full Military, Commercial and Industrial Temperature Ranges**

**1 Megabit  
(64K x 16)  
UV Erasable  
CMOS  
EPROM**

**Description**


The AT27C1024 is a low-power, high performance 1,048,576 bit ultraviolet erasable and electrically programmable read only memory (EPROM) organized 64K x 16. It requires only one 5-V power supply in normal read mode operation. Any word can be accessed in less than 45 ns, eliminating the need for speed reducing WAIT states. The by-16 organization make this part ideal for high-performance 16 and 32 bit microprocessor systems. *(continued)*

**Pin Configurations**


Pin Name	Function
A0-A15	Addresses
O0-O15	Outputs
CE	Chip Enable
OE	Output Enable
PGM	Program Strobe
NC	No Connect

Note: Both GND pins must be connected.

CDIP, PDIP Top View




LCC, JLCC, PLCC Top View



Note: PLCC Package Pins 1 and 23 are DON'T CONNECT.

TSOP Top View Type 1





## Description Continued

In read mode, the AT27C1024 typically consumes 15 mA. Standby mode supply current is typically less than 10  $\mu$ A.

The AT27C1024 is available in industry standard JEDEC-approved packages including: one time programmable (OTP) plastic PDIP, PLCC, and TSOP, as well as windowed ceramic Cerdip and LCC. The device features two-line control ( $\overline{CE}$ ,  $\overline{OE}$ ) to eliminate bus contention in high-speed systems.


With high density 64K word storage capability, the AT27C1024 allow firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

Atmel's 27C1024 have additional features to ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100  $\mu$ s/word. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

## Erase Characteristics

The entire memory array of the AT27C1024 is erased (all outputs read as  $V_{OH}$ ) after exposure to ultraviolet light at a wavelength of 2537 $\text{\AA}$ . Complete erasure is assured after a minimum of 20 minutes exposure using 12,000  $\mu$ W/cm<sup>2</sup> intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity ratings can be calculated from the minimum integrated erasure dose of 15 W-sec/cm<sup>2</sup>. To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV erasable EPROM which will be subjected to continuous fluorescent indoor lighting or sunlight.

## Block Diagram



## Absolute Maximum Ratings\*

Temperature Under Bias .....	-55°C to +125°C
Storage Temperature.....	-65°C to +150°C
Voltage on Any Pin with Respect to Ground.....	-2.0 V to +7.0 V <sup>(1)</sup>
Voltage on A9 with Respect to Ground .....	-2.0 V to +14.0 V <sup>(1)</sup>
V <sub>PP</sub> Supply Voltage with Respect to Ground.....	-2.0 V to +14.0 V <sup>(1)</sup>
Integrated UV Erase Dose.....	7258 W*sec/cm <sup>2</sup>

Notes:

1. Minimum voltage is -0.6 V dc which may undershoot to -2.0 V for pulses of less than 20 ns. Maximum output pin voltage is  $V_{CC}+0.75$  V dc which may overshoot to +7.0 V for pulses of less than 20 ns.

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Operating Modes


Mode \ Pin	$\overline{CE}$	$\overline{OE}$	$\overline{PGM}$	A <sub>i</sub>	V <sub>PP</sub>	V <sub>CC</sub>	Outputs
Read	V <sub>IL</sub>	V <sub>IL</sub>	X <sup>(1)</sup>	A <sub>i</sub>	X	V <sub>CC</sub>	DOUT
Output Disable	X	V <sub>IH</sub>	X	X	X	V <sub>CC</sub>	High Z
Standby	V <sub>IH</sub>	X	X	X	X <sup>(5)</sup>	V <sub>CC</sub>	High Z
Rapid Program <sup>(2)</sup>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	A <sub>i</sub>	V <sub>PP</sub>	V <sub>CC</sub>	DIN
PGM Verify	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	A <sub>i</sub>	V <sub>PP</sub>	V <sub>CC</sub>	DOUT
PGM Inhibit	V <sub>IH</sub>	X	X	X	V <sub>PP</sub>	V <sub>CC</sub>	High Z
Product Identification <sup>(4)</sup>	V <sub>IL</sub>	V <sub>IL</sub>	X	A <sub>9</sub> =V <sub>H</sub> <sup>(3)</sup> A <sub>0</sub> =V <sub>IH</sub> or V <sub>IL</sub> A <sub>1</sub> -A <sub>15</sub> =V <sub>IL</sub>	V <sub>CC</sub>	V <sub>CC</sub>	Identification Code

- Notes:
1. X can be V<sub>IL</sub> or V<sub>IH</sub>.
  2. Refer to Programming characteristics.
  3. V<sub>H</sub> = 12.0  $\pm$  0.5 V.
  4. Two identifier bytes may be selected. All A<sub>i</sub> inputs are held low (V<sub>IL</sub>), except A<sub>9</sub> which is set to V<sub>H</sub>

5. Standby V<sub>CC</sub> current (I<sub>SB</sub>) is specified with V<sub>PP</sub>=V<sub>CC</sub>. V<sub>CC</sub> > V<sub>PP</sub> will cause a slight increase in I<sub>SB</sub>.

D.C. and A.C. Operating Conditions for Read Operation

		AT27C1024						
		-45	-55	-70	-85	-10	-12	-15
Operating Temperature (Case)	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
	Mil.				-55°C - 125°C	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C
V <sub>CC</sub> Power Supply		5 V ± 10%	5 V ± 10%	5 V ± 10%	5 V ± 10%	5 V ± 10%	5 V ± 10%	5 V ± 10%

 = Advance Information

3

D.C. and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units
I <sub>LI</sub>	Input Load Current	V <sub>IN</sub> = 0 V to V <sub>CC</sub>	Com., Ind.	± 1	µA
			Mil.	± 5	µA
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = 0 V to V <sub>CC</sub>	Com., Ind.	± 5	µA
			Mil.	± 10	µA
I <sub>PP1</sub> (2)	V <sub>PP</sub> (1) Read/Standby Current	V <sub>PP</sub> = V <sub>CC</sub>		10	µA
I <sub>SB</sub>	V <sub>CC</sub> (1) Standby Current	I <sub>SB1</sub> (CMOS), $\overline{CE} = V_{CC} \pm 0.3$ V		100	µA
		I <sub>SB2</sub> (TTL), $\overline{CE} = 2.0$ to V <sub>CC</sub> +0.5 V		1	mA
I <sub>CC</sub>	V <sub>CC</sub> Active Current	f = 5 MHz, I <sub>OUT</sub> = 0 mA, $\overline{CE} = V_{IL}$	Com.	30	mA
			Ind., Mil.	40	mA
V <sub>IL</sub>	Input Low Voltage		-0.6	0.8	V
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>CC</sub> +0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		.45	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -100 µA		V <sub>CC</sub> -0.3	V
		I <sub>OH</sub> = -2.5 mA		3.5	V
		I <sub>OH</sub> = -400 µA		2.4	V


Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub>, and removed simultaneously or after V<sub>PP</sub>.

2. V<sub>PP</sub> may be connected directly to V<sub>CC</sub>, except during programming. The supply current would then be the sum of I<sub>CC</sub> and I<sub>PP</sub>.

A.C. Characteristics for Read Operation


			AT27C1024														
			-45		-55		-70		-85		-10		-12		-15		Units
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>ACC</sub> (3)	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$	Com., Ind.	45	55	70	85	100	120	150							ns
			Mil.				85	100	120	150							ns
t <sub>CE</sub> (2)	$\overline{CE}$ to Output Delay	$\overline{OE} = V_{IL}$	45	55	70	85	100	120	150								ns
t <sub>OE</sub> (2,3)	$\overline{OE}$ to Output Delay	$\overline{CE} = V_{IL}$	20	25	25	30	30	35	50								ns
t <sub>DF</sub> (4,5)	$\overline{OE}$ or $\overline{CE}$ High to Output Float		20	25	25	30	30	30	40								ns
t <sub>OH</sub>	Output Hold from Address, $\overline{CE}$ or $\overline{OE}$ , whichever occurred first		7	7	7	0	0	0	0								ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.

 = Advance Information




## A.C. Waveforms for Read Operation <sup>(1)</sup>




**Notes:**

1. Timing measurement references are 0.8 V and 2.0 V. Input AC driving levels are 0.45 V and 2.4 V, unless otherwise specified. Timing measurement reference is 1.5 V for -45, -55 and -70 parts. Input AC driving levels are 0.0 V and 3.0 V for -45, -55 and -70 parts, unless otherwise specified.
2.  $\overline{OE}$  may be delayed up to  $t_{CE-tOE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{CE}$ .
3.  $\overline{OE}$  may be delayed up to  $t_{ACC-tOE}$  after the address is valid without impact on  $t_{ACC}$ .
4. This parameter is only sampled and is not 100% tested.
5. Output float is defined as the point when data is no longer driven.

## Input Test Waveforms and Measurement Levels



## Output Test Load




Note:  $C_L = 100$  pF including jig capacitance except -45, -55 and -70 devices, where  $C_L = 30$  pF.

## Pin Capacitance ( $f = 1$ MHz $T = 25^\circ\text{C}$ ) <sup>(1)</sup>

	Typ	Max	Units	Conditions
$C_{IN}$	4	10	pF	$V_{IN} = 0V$
$C_{OUT}$	8	12	pF	$V_{OUT} = 0V$

Notes: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

## Programming Waveforms <sup>(1)</sup>



**Notes:**

1. The Input Timing Reference is 0.8 V for  $V_{IL}$  and 2.0 V for  $V_{IH}$ .
2.  $t_{OE}$  and  $t_{DFP}$  are characteristics of the device but must be accommodated by the programmer.
3. When programming the AT27C1024 a 0.1- $\mu\text{F}$  capacitor is required across  $V_{PP}$  and ground to suppress spurious voltage transients.

**D.C. Programming Characteristics**

$T_A = 25 \pm 5^\circ\text{C}$ ,  $V_{CC} = 6.5 \pm 0.25\text{ V}$ ,  $V_{PP} = 13.0 \pm 0.25\text{ V}$

Sym- bol	Parameter	Test Conditions	Limits		Units
			Min	Max	
I <sub>LI</sub>	Input Load Current	$V_{IN}=V_{IL}, V_{IH}$		10	$\mu\text{A}$
V <sub>IL</sub>	Input Low Level	(All Inputs)	-0.6	0.8	V
V <sub>IH</sub>	Input High Level		2.0	$V_{CC}+0.1$	V
V <sub>OL</sub>	Output Low Volt.	$I_{OL}=2.1\text{ mA}$		.45	V
V <sub>OH</sub>	Output High Volt.	$I_{OH}=400\ \mu\text{A}$	2.4		V
I <sub>CC2</sub>	V <sub>CC</sub> Supply Current (Program and Verify)			50	mA
I <sub>PP2</sub>	V <sub>PP</sub> Supply Current	$\overline{CE}=\overline{PGM}=V_{IL}$		30	mA
V <sub>ID</sub>	A9 Product Identification Voltage		11.5	12.5	V

**A.C. Programming Characteristics**

$T_A = 25 \pm 5^\circ\text{C}$ ,  $V_{CC} = 6.5 \pm 0.25\text{ V}$ ,  $V_{PP} = 13.0 \pm 0.25\text{ V}$

Sym- bol	Parameter	Test Conditions* (see Note 1)	Limits		Units
			Min	Max	
t <sub>AS</sub>	Address Setup Time		2		$\mu\text{s}$
t <sub>CEs</sub>	$\overline{CE}$ Setup Time		2		$\mu\text{s}$
t <sub>OEs</sub>	$\overline{OE}$ Setup Time		2		$\mu\text{s}$
t <sub>DS</sub>	Data Setup Time		2		$\mu\text{s}$
t <sub>AH</sub>	Address Hold Time		0		$\mu\text{s}$
t <sub>DH</sub>	Data Hold Time		2		$\mu\text{s}$
t <sub>DFP</sub>	$\overline{OE}$ High to Output Float Delay	(Note 2)	0	130	ns
t <sub>VPS</sub>	V <sub>PP</sub> Setup Time		2		$\mu\text{s}$
t <sub>VCS</sub>	V <sub>CC</sub> Setup Time		2		$\mu\text{s}$
t <sub>PW</sub>	PGM Program Pulse Width	(Note 3)	95	105	$\mu\text{s}$
t <sub>OE</sub>	Data Valid from $\overline{OE}$			150	ns

\*A.C. Conditions of Test:

- Input Rise and Fall Times (10% to 90%) ..... 20 ns
- Input Pulse Levels ..... 0.45 V to 2.4 V
- Input Timing Reference Level ..... 0.8 V to 2.0 V
- Output Timing Reference Level ..... 0.8 V to 2.0 V

Notes:

1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.
2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven — see timing diagram.
3. Program Pulse width tolerance is 100  $\mu\text{sec} \pm 5\%$ .


**Atmel's 27C1024 Integrated Product Identification Code**

Codes	Pins									Hex Data	
	A0	015-08	07	06	05	04	03	02	01		00
Manufacturer	0	0	0	0	0	1	1	1	1	0	001E
Device Type	1	0	1	1	1	1	0	0	0	1	00F1

3


**Rapid Programming Algorithm**

A 100  $\mu\text{s}$  PGM pulse width is used to program. The address is set to the first location. V<sub>CC</sub> is raised to 6.5 V and V<sub>PP</sub> is raised to 13.0 V. Each address is first programmed with one 100  $\mu\text{s}$  PGM pulse without verification. Then a verification / reprogramming loop is executed for each address. In the event a word fails to pass verification, up to 10 successive 100  $\mu\text{s}$  pulses are applied with a verification after each pulse. If the word fails to verify after 10 pulses have been applied, the part is considered failed. After the word verifies properly, the next address is selected until all have been checked. V<sub>PP</sub> is then lowered to 5.0 V and V<sub>CC</sub> to 5.0 V. All words are read again and compared with the original data to determine if the device passes or fails.





## Ordering Information

 = Advance Information

t <sub>ACC</sub> (ns)	I <sub>CC</sub> (mA)		Ordering Code	Package	Operation Range
	Active	Standby			
45	30	0.1	AT27C1024-45DC AT27C1024-45JC AT27C1024-45LC AT27C1024-45PC AT27C1024-45TC	40DW6 44J 44LW 40P6 40T	Commercial (0°C to 70°C)
45	40	0.1	AT27C1024-45DI AT27C1024-45JI AT27C1024-45LI AT27C1024-45PI AT27C1024-45TI	40DW6 44J 44LW 40P6 40T	Industrial (-40°C to 85°C)
55	30	0.1	AT27C1024-55DC AT27C1024-55JC AT27C1024-55LC AT27C1024-55PC AT27C1024-55TC	40DW6 44J 44LW 40P6 40T	Commercial (0°C to 70°C)
55	40	0.1	AT27C1024-55DI AT27C1024-55JI AT27C1024-55LI AT27C1024-55PI AT27C1024-55TI	40DW6 44J 44LW 40P6 40T	Industrial (-40°C to 85°C)
70	30	0.1	AT27C1024-70DC AT27C1024-70JC AT27C1024-70LC AT27C1024-70PC AT27C1024-70TC	40DW6 44J 44LW 40P6 40T	Commercial (0°C to 70°C)
70	40	0.1	AT27C1024-70DI AT27C1024-70JI AT27C1024-70LI AT27C1024-70PI AT27C1024-70TI	40DW6 44J 44LW 40P6 40T	Industrial (-40°C to 85°C)
85	30	0.1	AT27C1024-85DC AT27C1024-85JC AT27C1024-85LC AT27C1024-85PC AT27C1024-85TC	40DW6 44J 44LW 40P6 40T	Commercial (0°C to 70°C)
85	40	0.1	AT27C1024-85DI AT27C1024-85JI AT27C1024-85LI AT27C1024-85PI AT27C1024-85TI	40DW6 44J 44LW 40P6 40T	Industrial (-40°C to 85°C)
			AT27C1024-85DM AT27C1024-85KM AT27C1024-85LM	40DW6 44KW 44LW	Military (-55°C to 125°C)

## Ordering Information

t <sub>ACC</sub> (ns)	I <sub>CC</sub> (mA)		Ordering Code	Package	Operation Range
	Active	Standby			
100	30	0.1	AT27C1024-10DC AT27C1024-10JC AT27C1024-10KC AT27C1024-10LC AT27C1024-10PC AT27C1024-10TC	40DW6 44J 44KW 44LW 40P6 40T	Commercial (0°C to 70°C)
100	40	0.1	AT27C1024-10DI AT27C1024-10JI AT27C1024-10KI AT27C1024-10LI AT27C1024-10PI AT27C1024-10TI	40DW6 44J 44KW 44LW 40P6 40T	Industrial (-40°C to 85°C)
			AT27C1024-10DM AT27C1024-10KM AT27C1024-10LM	40DW6 44KW 44LW	Military (-55°C to 125°C)
120	30	0.1	AT27C1024-12DC AT27C1024-12JC AT27C1024-12KC AT27C1024-12LC AT27C1024-12PC AT27C1024-12TC	40DW6 44J 44KW 44LW 40P6 40T	Commercial (0°C to 70°C)
120	40	0.1	AT27C1024-12DI AT27C1024-12JI AT27C1024-12KI AT27C1024-12LI AT27C1024-12PI AT27C1024-12TI	40DW6 44J 44KW 44LW 40P6 40T	Industrial (-40°C to 85°C)
			AT27C1024-12DM AT27C1024-12KM AT27C1024-12LM	40DW6 44KW 44LW	Military (-55°C to 125°C)
			AT27C1024-12DM/883 AT27C1024-12KM/883 AT27C1024-12LM/883	40DW6 44KW 44LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
150	30	0.1	AT27C1024-15DC AT27C1024-15JC AT27C1024-15KC AT27C1024-15LC AT27C1024-15PC AT27C1024-15TC	40DW6 44J 44KW 44LW 40P6 40T	Commercial (0°C to 70°C)



## Ordering Information

t <sub>ACC</sub> (ns)	I <sub>CC</sub> (mA)		Ordering Code	Package	Operation Range
	Active	Standby			
150	40	0.1	AT27C1024-15DI AT27C1024-15JI AT27C1024-15KI AT27C1024-15LI AT27C1024-15PI AT27C1024-15TI	40DW6 44J 44KW 44LW 40P6 40T	Industrial (-40°C to 85°C)
			AT27C1024-15DM AT27C1024-15KM AT27C1024-15LM	40DW6 44KW 44LW	Military (-55°C to 125°C)
			AT27C1024-15DM/883 AT27C1024-15KM/883 AT27C1024-15LM/883	40DW6 44KW 44LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
90	40	0.1	5962-86805 07 QX 5962-86805 07 XX	40DW6 44LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
120	40	0.1	5962-86805 06 QX 5962-86805 06 XX	40DW6 44LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
150	40	0.1	5962-86805 05 QX 5962-86805 05 XX	40DW6 44LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
170	40	0.1	5962-86805 04 QX 5962-86805 04 XX	40DW6 44LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
200	40	0.1	5962-86805 03 QX 5962-86805 03 XX	40DW6 44LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
250	40	0.1	5962-86805 02 QX 5962-86805 02 XX	40DW6 44LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
300	40	0.1	5962-86805 01 QX 5962-86805 01 XX	40DW6 44LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)

Package Type	
<b>40DW6</b>	40 Lead, 0.600" Wide, Windowed, Ceramic Dual Inline Package (Cerdip)
<b>44J</b>	44 Lead, Plastic J-Leaded Chip Carrier OTP (PLCC)
<b>44KW</b>	44 Lead, Windowed, Ceramic J-Leaded Chip Carrier (JLCC)
<b>44LW</b>	44 Pad, Windowed, Ceramic Leadless Chip Carrier (LCC)
<b>40P6</b>	40 Lead, 0.600" Wide, Plastic Dual Inline Package OTP (PDIP)
<b>40T</b>	40 Lead, Plastic Thin Small Outline Package OTP (TSOP)