

MULTI-PURPOSE REMOTE CONTROL TRANSMITTER IC CMOS LSI

DESCRIPTION

The μ PD6126AG is intended for applications in infrared remote-control transmitters for controlling TV, VCR, stereo components, cassette decks, airconditioners, and other appliance.

It consists of a 1 k step ROM (10 bits/step), 32 word RAM (5 bits/word), 4 bit parallel processing ALU, programmable timer, key input/output ports, and a transmission/output port. The remote-control transmitter functions can be programmed.

FEATURES

- Programmable infrared remote-control transmitter
- 19 instructions
- Instruction cycle

17.6 µs/455 kHz (ceramic resonator)

- Program memory (ROM) size
 - 1 024 x 10 bits
- Data memory (RAM) size
 - 32 x 5 bits
- Programmable timer (9 bits)
- I/O: 16 pins
 Input: 4 pins


Serial input: 1 pin

Send carrier frequency

f_{OSC}/12, f_{OSC}/8

- Standby operation (HALT)
- Ceramic oscillation circuit for system clock
- CMOS
- Low power consumption
- Low operating voltage (2.0 V to 6.0 V)
- PKG, 28 pin mini-flat (375 mil)

PINNING DIAGRAM (Top View)





ABSOLUTE MAXIMUM RATINGS (Ta = 25 °C)

Supply voltage	V_{DD}	7.0	V
Input voltage	V _{IN}	-0.3 to $V_{DD} + 0.3$	٧
Operating temperature	Topt	-20 to + 75	°C
Storage temperature	T_{stg}	-40 to +125	°c

RECOMMENDED OPERATING CONDITIONS (Ta = 25 °C)


CHARACTERISTICS	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	VDD	2.0		6.0	V
Oscillation frequency	fosc	400		500	kHz

ELECTRICAL CHARACTERISTICS (V_{DD} = 3.0 V, f_{OSC} = 455 kHz, T_8 = 25 °C)

CHARACTERISTICS	SYMBOL	MIN.	TYP.	MAX.	UNIT	CONDITION
Supply voltage	VDD	2.0		6.0	٧	
Current consumption 1	I _{DD1}		0.3	1.0	mA	fOSC = 455 kHz
Current consumption 2	I _{DD2}			1.0	μΑ	f _{OSC} = STÓP
REM high-level output current	¹ ОН1	-5	8		mA	V _O = 1.0 V
REM low-level output current	l _{OL1}	0.5	1.5	2.5	mA	V _O = 0.3 V
S-OUT high-level output current	IOH2	0.3	-1.0	-2.0	mA	V _O = 2.7 V
S-OUT low-level output current	l _{OL2}	1	1.5		mA	V _O = 0.3 V
K high-level input current	Чн1	10		30	μА	V _I = V _{DD}
K _j high-level input current	liH1,			0.2	μΑ	$V_I = V_{DD}$ (without pull-down resistor)
K ₁ low-level input current	111.1			-0.2	μА	VI = VSS
K _{I/O} , I/O high-level input current	l _{1H2}	10		30	μА	Vt = VDD
K _{I/O} , I/O high-level input current	l _{IH2} .			0.2	μА	V _I = V _{DD} (without pull-down resistor)
K _{I/O} , I/O low-level input current	I _{IL2}			-0.2	μА	VI = VSS
K _{I/O} , I/O high-level output current	10Н3	-1.5	-2.0	-4.0	mA	V _O = 2.5 V
K _{I/O} , I/O low-level output current	[†] OL3	25	50	100	μА	V _O = 2.1 V
S-IN high-level input current	ПНЗ	6		15	μА	V _I = V _{DD}
S-IN high-level input current	/1нз.			0.2	μA	V _I = V _{DD} (without pull-down resistor)
S-IN low-level input current	I _{IL3}			-0.2	μА	VI = VSS
K ₁ , I/O high-level input voltage	V _{IH1}	0.7 V _{DD}		VDD	٧	
Kt, I/O low-level input voltage	VILI	Vss		0.3 V _{DD}	>	VI = VDD
KI/O high-level input voltage	V _{IH2}	1.3			v _	
K _{I/O} low-level input voltage	V _{IL2}			0.4	ν	
S-IN high-level input voltage	V _{IH3}	1,1			٧	
AC pin pull up resistance	R ₁	0.3		3.0	kΩ	VI = VSS
AC pin pull down resistance	R ₂	150	400	1500	kΩ	V ₁ = 2.7 V



BLOCK DIAGRAM



1. INTERNAL BLOCK FUNCTIONS

1.1 PROGRAM COUNTER (PC) · · · 10 bits

This is a 10 bit binary counter for setting the 10 bit address information of the program memory.



Fig. 1.1 Program counter configuration

Each time an instruction is executed, the program counter is automatically incremented by the number of bytes of the instruction.

When a jump instruction (JMPO, JC, JF) is executed, the program counter indicates the jump destination. The immediate data and data memory contents are loaded into some or all bits of the program counter.

When a call instruction (CALLO) is executed, the program counter contents are incremented and saved in the stack memory. Then, values required for each jump instruction are loaded. When a return instruction (RET) is executed, the stack memory contents are loaded into the program counter.

When an all clear command is input, the program counter is initialized to 000.

1.2 STACK POINTER (SP) ... 2 bits

This is a 2-bit register storing the stack area starting address, when the data memory is used as a stack memory. The stack pointer is incremented when a call instruction (CALLO) is executed and decremented when a return instruction (RET) is executed.

The stack pointer is initialized to 00_B after all-clear operation, and sets the most significant address (FH) of the data memory.



The relationship between stack pointers and data memory area are as follows:

Data Me	emory	(SPI
		RC 11B
		R _D — 10 _E
		R _E — 01 _B
_	1	R _F — 00 _B

When a stack pointer overflows, it is assumed that the CPU ran out of control and the program counter is initialized to 000.

1.3 PROGRAM MEMORY (ROM) · · · 1 024 steps x 10 bits

This is a mask programmable ROM (1 024 steps x 10 bits) addressed by the program counter.

The program memory stores a program, table data, and so forth.




Fig. 1.2 Program memory map

The program memory address is 000H-3FFH.

Users cannot use the test program area.

1.4 DATA MEMORY (RAM) · · · 32 words x 5 bits

This is a static RAM (32 word x 5 bits) used for storing processing data. The data memory may be handled in 8 bit units. R₀ can be used as the ROM data pointer.




Fig. 1.3 Data memory configuration



1.5 DATA POINTER (Ro)

 R_0 (R_{10} , R_{00}) of the data memory can be used as a ROM data pointer.

Ro specifies eight lower bits of the ROM address, and the two upper bits are specified by the control register.

Setting a ROM address in the data pointer will facilitate reference of a ROM data table.



Fig. 1.4 Data pointer configuration

1.6 ACCUMULATOR (A) · · · 4 bits

The accumulator is a 4-bit register used for various operations.




Fig. 1.5 Accumulator configuration

1.7 ARITHMETIC LOGIC UNIT (ALU) · · · 4 bits

The arithmetic logic unit is a 4-bit operation circuit used for simple processing such as logical operations.

1.8 FLAG

(1) Status flag

If the port status checked by an STTS instruction matches the condition specified by this instruction, the status flag (F) is set (to 1).

(2) Carry flag

If the accumulator's MSB causes carry when an INC (increment) or RL (rotate shift) instruction is executed, the carry flag (C) is set (to 1).

If the accumulator contents indicate FH when a SCAF instruction is executed, the carry flag (C) is set (to 1).

1.9 SYSTEM CLOCK GENERATION CIRCUIT

The system clock generation circuit is comprised of a ceramic vibrator (400 to 500 kHz) oscillator.




Fig. 1.6 System clock generation circuit

The system clock generation circuit stops the oscillator (system clock ϕ) in the stop mode.



1.10 TIMER

The timer decides transmission output pattern. The timer consists of the 9 bit down-counter block and the 1 bit register to decide whether carrier pulses are output or not. (10 bits in total)

The 9 bit down-counter decrements by 1 every instruction execution (8/f0SC) at the timer run mode. When the 9 bit down-counter value becomes 000, the timer operation stops and halt reset signal is out. If CPU operation state is the HALT TIMER mode (waiting for timer up), the halt mode is reset and next instruction is operated.

The count down time is decided by the following expression (set up value (HEX) + 1) \times 8/fOSC. This value is set by timer operation instructions. (MOV T_t, A, MOV T, #data ...)

According to the MSB register value, the REM output signal is selected whether carrier pulses or low level. When the MSB is 1, carrier pulses (fOSC/12 or fOSC/8) are output until the 9 bit down-counter value goes to 000. When the MSB is 0, the REM output level is low.

At the S-OUT pin the MSB inverted level is output. When carrier pulses are output at the REM output, the S-OUT output level is low. When carrier pulses are not output from the REM output, the S-OUT output level is high.

The OSCILLATION STOP HALT instruction is not executed until the 9 bit down-counter value becomes 000. If the HALT reset condition is match during the timer running, HALT mode is reset immediately then the next instruction is executed.

The timer start/stop is controlled by the control register (P1). (See the explanation of the control register)




Fig. 1.7 Timer block configuration



1.11 SERIAL INPUT PORT

Serial data is input from a serial input port. When the control register (P_1) is set in the serial input mode, the serial input port is connected to the LSB of the accumulator and the serial input port is pulled down to the V_{SS} level within the LSI chip. If the left shift instruction is executed for the accumulator, the serial input port data is set in the LSB of the accumulator.

If the serial input mode is canceled, the serial input pin impedance is made high.

When the left shift instruction is executed for the accumulator, the MSB data is set in the LSB.




Fig. 1.8 Serial input port configuration

1.12 K_{I/O} PORT (P₀)

This is an 8 bit port for key scan output. When the control register (P₁) is set in the input mode, this port can be used as an 8 bit input port. In this case, all pins are pulled down to the V_{SS} level.




Fig. 1.9 K_{I/O} port configuration



1.13 K_I PORT (P12)

This is a 4 bit input port for key input. All pins are pulled down to the VSS level.




Fig. 1.10 K_i port configuration

1.14 I/O PORTS (P3, P4)

These are I/O ports for key matrix extension. Input and output modes are switched by the LSB of the P_{13} , P_{14} .

In the output mode, the pull-down resistances in the LSI chip are disconnected.





Fig. 1.10 I/O port configuration



1.15 K_{I/O}, I/O pull down resistors




Whether or not I/O port pull-down resistors can be selected in the MASK OPTION.

When the I/O port pull-down resistors switches are ON, pull-down resistors are activated at the input mode.

When the K_I/O port is set to the input mode, pull-down resistors are activated.

1.16 K_i pull down resistors




There are pull-down resistors.

Whether or not these pull-down resistors can be selected in the MASK OPTION.



1.17 Run away check KI/O ALL (I/O₀ ALL, I/O₁ ALL)



When the $K_{I/O}$ ALL switch is ON, the system reset function will operate by detecting the OSC STOP HALT (stand-by) mode and $K_{I/O}$ output levels (not all "H").

This function is useful for a key matrix application. Because in a stand-by mode, all key sources have to be active. If not, some keys will not operate until their key sources will be set to the active level.

1.18 CONTROL REGISTER

The control register consists of eight bits. The meanings of these bits are described below.

Table

D,	D ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
TEST	MODE	•	HALT	D.P. AD ₉	D.P. AD ₈	MOD	TIMER	K _{I/O}	RLA _{CC} A _o ←	
Must	t be	NOP	NOP	*	•	fosc/8	STOP	IN	A ₃	0
set to	o "0".	NOP	OSC STOP	٠	•	f _{OSC} /12	RUN	OUT	S _{IN}	1

D₀ : Specifies the data to be input to A₀ when the accumulator is shifted. 0 = A₃ 1 = S-IN

 D_1 : Specifies the K_{I/O} state. 0 = Input mode 1 = output mode D_2 : Specifies the timer state. 0 = Clock stop 2 = Clock in

 D_3 : Specifies the REM output carrier frequency. $0 = f_{OSC}/8$ $1 = f_{OSC}/12$

D4, D5 : Specifies the two upper bits of the ROM data pointer.

D₆ : Sets the oscillator circuit when a HALT instruction is executed.

0 = Oscillation does not stop

1 = Oscillation stops (stop mode)

D₇ : NOP

D₈, D₉ : Must be set to 0 (test mode setting register).



2. STANDBY FUNCTION (HALT)

The μPD6126AG is provided with a standby mode (HALT) to save power while the program is standby. In addition, the control register can stop the oscillator circuit (stop mode).

When the standby mode is selected, program execution stops. The preceding register and data memory contents are saved in this case.

2.1 STOP MODE (OSCILLATION STOP: HALT)

In the stop mode, the system clock generation circuit (ceramic oscillation, circuit) stops. Therefore, all the operations that require system clock pulses stop.

If a HALT instruction is executed while the timer is operating, the stop mode is set after completion of countdown by the timer.

2.2 HALT MODE (OSCILLATION CONTINUES: HALT)

The CPU stops operation until a halt cancel condition is generated. In this case, the system clock generation circuit continues to operate.

2.3 STANDBY CANCEL CONDITION

- (1) S-IN input
- (2) K_{I/O} input
- (3) K_I input
- (4) Timer countdown end
- (5) I/O input
- (6) K_I, I/O input
 - *: When setting a standby cancel condition using (1), (2), (3) or (5), either H-level or L-level must be specified.

2.4 AC PIN

Setting the AC pin to the V_{SS} level will reset the program counter.

Watchdog Timer Function:

A power-on-reset and a CR watchdog timer circuit can be constructed by inserting a 0.1 μ F capacitor between the AC and V_{SS} pins.



2.5 MASK OPTION (PLA DATA)

Mask option can be used to specify:

- (1) K_I, S-_{IN}, I/O₀, and I/O₁ port pull-down resistors selection.
- (2) Carrier duty selection (1/2 or 1/3)
- (3) Run away check mode selection (note: This function is not supported on μPD6126.)

SW change bit assignments

		MSB	1	1			T		LSB
		7	6	5	4	3	2	1	0
0	κ _ι	PULL DOWN resistors						0	
1	DUTY, S-IN	o	0	0	DUTY	0	0	S-IN PULL DOWN resistor	0
2	Run away check	K _{1/O} ALL	HALT S-IN	HALT Ki/O	HALT K ₁	HALT I/O ₀	HALT I/O ₁	I/O _O ALL	I/O ₁ ALL
3	1/00		PULL DO	OWN resiste	ors			0	·
4	1/01		PULL DOWN resistors					0	

SW for data

(1)	PUL	L	DOWN	resistor
-----	-----	---	------	----------

┌ 0 ⇒ Non-existent

- 1 ⇒ Existent

(2) Modulation duty (when f/12)

_ 0 ⇒ 1/2 Duty

L 1 ⇒ 1/3 Duty

(3) Run away check

(a) KI/O ALL, I/O0 ALL, I/O1 ALL

In OSCILLATION STOP HALT, the system reset function operates when the $K_{I/O}$ port (I/O₀ port, I/O₁ port) is a input mode or the $K_{I/O}$ (I/O₀, I/O₁) port output levels are not all H.

 $_{
ho}$ 0 \Longrightarrow Non-reset

└ 1 ⇒ Reset

(b) HALTS-IN, HALT KI/O, HALT KI, HALT I/O0, HALT I/O1

In a HALT mode, the system reset function operates when this HALT mode is specified as no use.


 $-0 \Longrightarrow use$

- 1 ⇒ no use




APPLICATION


INFRARED REMOTE CONTROL TRANSMITTER






APPLICATION









28 Pin Mini Flat Package







P28GM-50-375B

NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	18.07 MAX.	0.712 MAX.
В	0.78 MAX.	0.031 MAX.
С	1.27 (T.P.)	0.050 (T.P.)
D	0.40 - 8 6	0.016 -0.004
E	0.1 ^{±0} 1	0.004 ±0 004
F	2.9 MAX.	0.115 MAX.
G	2.50	0.098
н	10.3 ±0 3	0.406 -8 813
I	7.2	0.283
J	1.6	0.063
К	0.15 -8.4	0.006 - 8:882
L	0.8 ^{±0.2}	0.031 -8.008
м	0.12	0.005

ORDERING INFORMATION

Part Number	Package
μPD6126AG	28 PIN MINI FLAT (300 mil)