

8-Bit Buffer Transceivers

SN54LS645

Features/Benefits

- Three-state outputs drive bus lines
- Low current PNP inputs reduce loading
- Symmetric — equal driving capability in each direction
- 8-bit data path matches byte boundaries
- Ideal for microprocessor interface

Ordering Information

PART NUMBER	TYPE	TEMP	POLARITY	POWER
SN54LS645	J,L,W	Mil	Noninvert	LS

Description

These 8-bit bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation minimizes external timing requirements.


The device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The enable input (\bar{E}) can be used to disable the device so that the buses are effectively isolated.

All of the 8-bit devices are packaged in the popular 20-pin SKINNYDIP.


Function Table

ENABLE \bar{E}	DIRECTION CONTROL DIR	OPERATION
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolated

Logic Symbol




IEEE Symbol




13

Test Load




* The "TEST POINT" is driven by the output under test, and observed by instrumentation.

Test Waveforms



Propagation Delay

$V_T = 1.3 \text{ V}$



Enable and Disable

- Notes: A. C_L includes probe and jig capacitance.
- B. All diodes are 1N916 or 1N3064.
- C. For Series 54LS, $R_O = 5 \text{ K}$, $V_T = 1.3 \text{ V}$.
- D. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- E. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
- F. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1 \text{ MHz}$, $Z_{OUT} = 50 \Omega$ and:
For series 54S, $t_R \leq 2.5 \text{ ns}$, $t_F \leq 2.5 \text{ ns}$.
For Series 54LS, $t_R \leq 15 \text{ ns}$, $t_F \leq 6 \text{ ns}$.
- G. When measuring propagation delay times of three-state outputs, switches S1 and S2 are closed.