




# Advance Information

## Synchronous 4-Bit Up/Down Decade Counter With Mode Control

**ELECTRICALLY TESTED PER:  
MIL-M-38510/34303**

The 54F191 is a reversible modulo-16 counter featuring synchronous counting and asynchronous presetting. The preset feature allows the F191 to be used in programmable dividers. The Count Enable input, the Terminal Count output and the Ripple Clock output make possible a variety of methods of implementing multistage counters. In the counting modes, state changes are initiated by the rising edge of the clock.

- High-Speed 110 MHz Typical Count Frequency
- Synchronous Counting
- Asynchronous Parallel Load
- Cascadable



- NOTES:**
1. Pulse generator has the following characteristics:  
 $t_r = t_f \approx 2.5$  ns,  $PRR \leq 1.0$  MHz,  $Z_{out} \approx 50 \Omega$ .
  2. Terminal conditions (pins not designated may be high  $\geq 2.0$  V, low  $\leq 0.8$  V, or open).
  3.  $C_L = 50$  pF  $\pm 10\%$ , including scope probe, wiring, and stray capacitance without package in test fixture.
  4.  $R_L = 499 \Omega \pm 5.0\%$ .
  5. Voltage measurements are to be made with respect to network terminal ground.

**Military 54F191**



**AVAILABLE AS:**

- 1) JAN: \*
- 2) SMD: \*
- 3) 883C: \*

**X = CASE OUTLINE AS FOLLOWS:  
PACKAGE: CERDIP: E  
CERFLAT: F  
LCC: 2**

**\*Call Factory for latest update**

### PIN ASSIGNMENTS

FUNCTION	DIL	FLATS	LCC	BURN-IN (CONDITION A)
P <sub>1</sub>	1	1	2	VCC
Q <sub>1</sub>	2	2	3	VCC
Q <sub>0</sub>	3	3	4	VCC
CE	4	4	5	VCC
U/D	5	5	7	VCC
Q <sub>2</sub>	6	6	8	VCC
Q <sub>3</sub>	7	7	9	VCC
GND	8	8	10	GND
P <sub>3</sub>	9	9	12	VCC
P <sub>2</sub>	10	10	13	VCC
PL	11	11	14	GND
TC	12	12	15	OPEN
RC	13	13	17	VCC
CP	14	14	18	GND
P <sub>0</sub>	15	15	19	VCC
VCC	16	16	20	VCC

**BURN-IN CONDITIONS:  
VCC = 5.0 V MIN/6.0 V MAX**

### MODE SELECT TABLE

Inputs				MODE
PL	CE	U/D	CP	
H	L	L		Count Up
H	L	H		Count Down
L	X	X	X	Preset (Asyn.)
H	H	X	X	No Change (Hold)

H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Immaterial

This document contains information on a new product. Specifications and information herein are subject to change without notice.

5


## FUNCTIONAL DESCRIPTION

The F191 is a synchronous up/down 4-Bit binary counter containing four edge-triggered flip-flops, with internal gating and steering logic to provide individual preset, count-up and count-down operations. It has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load (PL) input is LOW, information present on the Parallel Data inputs ( $P_0$ - $P_3$ ) is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table. A HIGH signal on the  $\overline{CE}$  input inhibits counting. When  $\overline{CE}$  is LOW, internal state changes are initiated Synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the  $\overline{U/D}$  input signal, as indicated in the Mode Select Table.  $\overline{CE}$  and  $\overline{U/D}$  can be changed with the clock in either state, provided only that the recommended setup and hold times are observed.

Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally LOW and goes HIGH when a circuit reaches zero

in the count-down mode or reaches 15 in the count-up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until  $\overline{U/D}$  is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes. The TC signal is also used internally to enable the Ripple Clock ( $\overline{RC}$ ) output. The  $\overline{RC}$  output is normally HIGH. When  $\overline{CE}$  is LOW and TC is HIGH, the  $\overline{RC}$  output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multistage counters, as indicated in Figures A and B. In Figure A, each  $\overline{RC}$  output is used as a clock input for the next higher stage. This configuration is particularly advantageous when the clock source has a limited drive capability, since it drives only the first stage. To prevent counting in all stages it is only necessary to inhibit the first stage, since a HIGH signal on  $\overline{CE}$  inhibits the  $\overline{RC}$  output pulse, as indicated in the  $\overline{RC}$  Truth Table. A disadvantage of this configuration, in some applications, is the timing skew between state changes in the first and last stages. This represents the cumulative delay of the

## LOGIC DIAGRAM



# 54F191


clock as it ripples through the preceding stages.

A method of causing state changes to occur simultaneously in all stages is shown in Figure B. All clock inputs are driven in parallel and the RC outputs propagate the carry/borrow signals in ripple fashion. In this configuration the LOW state duration of the clock must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stage before the clock goes HIGH. There is no such restriction on the HIGH state duration of the clock, since the RC output of

any device goes HIGH shortly after its CP input goes HIGH.

The configuration shown in Figure C avoids ripple delays and their associated restrictions. The CE input for a given stage is formed by combining the TC signals from all the preceding stages. Note that in order to inhibit counting an enable signal must be included in each carry gate. The simple inhibit scheme of Figures A and B doesn't apply, because the TC output of a given stage is not affected by its own CE.

## WAVEFORMS




Serial Loaded Voltage Waveforms  
(Count Up Mode)

### RC TRUTH TABLE

Inputs			Outputs
CE	TC	CP	RC
L	H	X	X
H	X	X	H
X	L	X	H

H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Immaterial



Switching Time Waveforms

## 54F191

Symbol	Parameter	Limits						Units	Test Condition (Unless Otherwise Specified)
		+25°C		+125°C		-55°C			
		Subgroup 1		Subgroup 2		Subgroup 3			
		Min	Max	Min	Max	Min	Max		
V <sub>OH</sub>	Logical "1" Output Voltage	2.5		2.5		2.5		V	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -1.0 mA, V <sub>IH</sub> = 2.0 V, V <sub>IL</sub> = 0.8 V.
V <sub>OL</sub>	Logical "0" Output Voltage		0.5		0.5		0.5	V	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 20 mA, V <sub>IL</sub> = 0.8 V, V <sub>IH</sub> = 2.0 V.
V <sub>IC</sub>	Input Clamping Voltage		-1.2					V	V <sub>CC</sub> = 4.5 V, I <sub>IN</sub> = -18 mA, other inputs are open.
I <sub>IH</sub>	Logical "1" Input Current		20		20		20	μA	V <sub>CC</sub> = 5.5 V, V <sub>IH</sub> = 2.7 V, P <sub>L</sub> = 5.5 V or (2.7 V), other inputs are open.
I <sub>IHH</sub>	Logical "1" Input Current		100		100		100	μA	V <sub>CC</sub> = 5.5 V, V <sub>IHH</sub> = 7.0 V, P <sub>L</sub> = 5.5 V or (7.0 V), other inputs are open.
I <sub>IL</sub>	Logical "0" Input Current	-0.03	-0.6	-0.03	-0.6	-0.03	-0.6	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0.5 V, P <sub>L</sub> = 0 V or (0.5 V), other inputs are open.
I <sub>IL(CE)</sub>	Logical "0" Input Current	-0.09	-1.8	-0.09	-1.8	-0.09	-1.8	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> ( $\bar{U}/D$ ) = 0.5 V, other inputs are open.
I <sub>OS</sub>	Short Circuit Output Current	-60	-150	-60	-150	-60	-150	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 5.5 V or open, V <sub>OUT</sub> = 0 V, P <sub>L</sub> = 0 V.
I <sub>CC</sub>	Power Supply Current Off		55		55		55	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0 V.
V <sub>IH</sub>	Logical "1" Input Voltage	2.0		2.0		2.0		V	V <sub>CC</sub> = 4.5 V.
V <sub>IL</sub>	Logical "0" Input Voltage		0.8		0.8		0.8	V	V <sub>CC</sub> = 4.5 V.
	Functional Tests	Subgroup 7		Subgroup 8A		Subgroup 8B			per Truth Table with V <sub>CC</sub> = 5.0 V, V <sub>INL</sub> = 0.5 V, and V <sub>INH</sub> = 2.5 V.

54F191

Symbol	Parameter	Limits						Units	Test Condition (Unless Otherwise Specified)
		+25°C		+125°C		-55°C			
		Subgroup 9		Subgroup 10		Subgroup 11			
		Min	Max	Min	Max	Min	Max		
tPHL1	Propagation Delay /Data-Output CP to Q <sub>n</sub>	5.0	11	5.0	13.5	5.0	13.5	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
tPLH1	Propagation Delay /Data-Output CP to Q <sub>n</sub>	3.0	7.5	3.0	9.5	3.0	9.5	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
tPHL2	Propagation Delay /Data-Output CP to TC	5.0	11	4.5	13.5	4.5	13.5	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
tPLH2	Propagation Delay /Data-Output CP to TC	6.0	13	5.0	16.5	5.0	16.5	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
tPHL3	Propagation Delay /Data-Output CP to RC	3.0	7.0	3.0	12.5	3.0	12.5	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
tPLH3	Propagation Delay /Data-Output CP to RC	3.0	7.5	3.0	11.5	3.0	11.5	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
tPHL4	Propagation Delay /Data-Output P <sub>n</sub> to Q <sub>n</sub>	6.0	13	6.0	16	6.0	16	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
tPLH4	Propagation Delay /Data-Output P <sub>n</sub> to Q <sub>n</sub>	3.0	7.0	2.0	9.0	2.0	9.0	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
tPHL5	Propagation Delay /Data-Output CE to RC	3.0	7.0	3.0	9.0	3.0	9.0	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
tPLH5	Propagation Delay /Data-Output CE to RC	3.0	7.0	3.0	9.0	3.0	9.0	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
tPHL6	Propagation Delay /Data-Output FL to Q <sub>n</sub>	5.5	12	5.5	14.5	5.5	14.5	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
tPLH6	Propagation Delay /Data-Output FL to Q <sub>n</sub>	5.0	11	5.0	13	5.0	13	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
tPHL7	Propagation Delay /Data-Output U/D to RC	5.5	12	5.5	14	5.5	14	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
tPLH7	Propagation Delay /Data-Output U/D to RC	7.0	18	7.0	22.5	7.0	22.5	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.

5

54F191

Symbol	Parameter	Limits						Units	Test Condition (Unless Otherwise Specified)
		+25°C		+125°C		-55°C			
		Subgroup 9		Subgroup 10		Subgroup 11			
		Min	Max	Min	Max	Min	Max		
t <sub>PHL8</sub>	Propagation Delay /Data-Output Ū/D to TC	4.0	10	4.0	12.5	4.0	12.5	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
t <sub>PLH8</sub>	Propagation Delay /Data-Output Ū/D to TC	4.0	10	4.0	13.5	4.0	13.5	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
f <sub>MAX</sub>	Maximum Clock Frequency	100		70		70		MHz	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.

APPLICATION NOTES:




Figure A — N-Stage Counting Using Ripple Clock




Figure B — Synchronous N-Stage Counter Using Ripple Carry/Borrow




Figure C — Synchronous N-Stage Counter with Parallel Gated Carry/Borrow