

***THIS DOCUMENT IS FOR MAINTENANCE
PURPOSES ONLY AND IS NOT
RECOMMENDED FOR NEW DESIGNS***

SP97504

HIGH SPEED FOUR BIT EXPANDABLE A TO D CONVERTER

The SP97504 is a fast 4-bit ECL A-D converter, expandable up to 8 bits without additional encoding circuitry. It has been designed to maintain high accuracy at high analog input frequencies.

It can convert at sample rates from DC to 110MHz, with analog inputs above Nyquist frequencies. All output levels are ECL compatible.

The latch function to the device provides on-chip sampling which allows the converter to operate without an external sample and hold. Data is clocked through the device in master/slave fashion, ensuring that all outputs are synchronous.

The SP97504 operates from a +5V, -7V supply.




Fig.1 Pin connections - top view

FEATURES

- Operating Temperature Range -30°C to +85°C
- No External Components for 4-Bit Conversion
- 110MHz Conversion Rate
- On-Chip Encoding for Expansion to 8 Bits
- No External Sample and Hold Needed
- Bit Size 10-100mV
- Over 100MHz Full Power Bandwidth
- 10ps Aperture Uncertainty Time
- 8-Bit Accuracy (When Expanded)

ABSOLUTE MAXIMUM RATINGS

Positive supply voltage	+5.5V
Negative supply voltage	-7.5V
Storage temperature range	-65°C to +150°C
Junction operating temperature	<175°C
Lead temperature (soldering 60 sec)	300°C

ORDERING INFORMATION

SP97504 DG (Industrial - Ceramic DIL package)




Fig.2 Functional diagram

ELECTRICAL CHARACTERISTICS

These characteristics are guaranteed over the following conditions (unless otherwise stated):

$T_{amb} = 25^{\circ}C$, $V_{CC} = +5V \pm 0.25V$, $V_{EE} = -7V \pm 0.25V$, $R_L = 100\Omega$ to $-2V$

Characteristic	Symbol	Value			Units	Conditions
		Min.	Typ.	Max.		
Analog input current	I_B		30	100	μA	$V_{IN} = 0V$
Analog input capacitance	C_{IN}		10		pF	
Common mode range	V_{CM}	-2		+2	V	Total
Maximum input slew rate			1000		$V/\mu s$	
Latch input capacitance	C_{IN}		2		pF	All outputs loaded
Positive supply current	I_{CC}		72	92	mA	
Negative supply current	I_{EE}		75	96	mA	For 100 Ω load to -2V
Reference resistor chain			25		Ω	
Reference bit size		10		100	mV	10mV overdrive
Comparator offset voltage	V_{OS}	-5		+5	mV	
Total power dissipation	P_{DISS}		935	1230	mW	<1mV overdrive
Input and output logic levels						
Logic high	V_{OH}	-0.930		-0.720	V	} 10mV overdrive
Logic low	V_{OL}	-1.90		-1.620	V	
Minimum latch set-up time	t_s		1.5	2	ns	} 10mV overdrive
Data uncertain			5		ns	
Latch to output propagation delay						} 10mV overdrive
Latch enable to output high	$t_{pd+}(E)$		6	8	ns	
Latch enable to output low	$t_{pd-}(E)$		5	8	ns	} 10mV overdrive
Carry input to carry gate	$t_{pd}(C)$		3	5	ns	
O/P delay						} 10mV overdrive
Maximum sample rate	$F_{C\ MAX}$	100	110		MHz	
Aperture uncertainty time	t_a		10		ps	

THERMAL CHARACTERISTICS

θ_{JA} 90°C/W
 θ_{JC} 20°C/W




Fig.3 High frequency test circuit

PERFORMANCE CURVES




Fig.4 Set-up time as a function of temperature




Fig.5 Set-up time as a function of overdrive




Fig.6 Output logic levels as a function of temperature




Fig.7 Analog input current as a function of temperature




Fig.8 Network resistance as a function of temperature




Fig.9 MSB output edge speeds as a function of temperature




Fig.10 Timing diagram

OPERATING NOTES

1. Carry output (pin 15) is high when the analog input exceeds the top reference voltage (pin 17)
 Then the carry gate outputs (pins 10 to 13) go low regardless of carry input (pin 4), when the analog input is between VREF and VREF2 and the carry output is low. The carry gate output will be high if the carry input is also high. Similarly if the carry input is low then the carry gate outputs will be low.
2. When used in an ambient temperature in excess of 65°C the SP97504 must be provided with an external heatsink or forced air cooling. This will ensure that the junction temperature does not exceed 175°C.

APPLICATION NOTES

1. The SP97504 is ideally suited to subranging systems as it maintains good accuracy at low reference voltages. This enables the second rank to be driven at higher speed from the subtracting Op-Amp
2. For applications that require low bit error rates at high frequency, the clock signal should be adjusted for 60% ECL low, 40% ECL high mark to space ratio.
3. The SP97504 is ideally suited to applications in communication systems that incorporate multi-level coding (quadrature amplitude modulation).
4. The SP97504 requires a fast edge speed clock. Rise and fall times of <4ns are recommended.



HEADQUARTERS OPERATIONS
GEC PLESSEY SEMICONDUCTORS
Cheney Manor, Swindon,
Wiltshire SN2 2QW, United Kingdom.
Tel: (0793) 518000
Fax: (0793) 518411

GEC PLESSEY SEMICONDUCTORS
P.O. Box 660017
1500 Green Hills Road,
Scotts Valley, California 95067-0017,
United States of America.
Tel: (408) 438 2900
Fax: (408) 438 5576

CUSTOMER SERVICE CENTRES

- **FRANCE & BENELUX** Les Ulis Cedex Tel: (1) 64 46 23 45 Fax : (1) 64 46 06 07
- **GERMANY** Munich Tel: (089) 3609 06-0 Fax : (089) 3609 06-55
- **ITALY** Milan Tel: (02) 66040867 Fax: (02) 66040993
- **JAPAN** Tokyo Tel: (03) 5276-5501 Fax: (03) 5276-5510
- **NORTH AMERICA Integrated Circuits and Microwave Products** Scotts Valley, USA
Tel (408) 438 2900 Fax: (408) 438 7023.
Hybrid Products, Farmingdale, USA Tel (516) 293 8686 Fax: (516) 293 0061.
- **SOUTH EAST ASIA** Singapore Tel: (65) 3827708 Fax: (65) 3828872
- **SWEDEN** Stockholm, Tel: 46 8 702 97 70 Fax: 46 8 640 47 36
- **UK, EIRE, DENMARK, FINLAND & NORWAY**
Swindon Tel: (0793) 518510 Fax : (0793) 518582

These are supported by Agents and Distributors in major countries world-wide.

© GEC Plessey Semiconductors 1993 Publication No. DS2191 Issue No. 2.2 December 1993