# **OKI** Semiconductor

# MSM6882-3/6882-5

2400/1200 bps Single Chip MSK Modem

#### **GENERAL DESCRIPTION**

The MSM6882-3/6882-5 is a single chip MSK (Minimum Shift Keying) modem which is fabricated by Oki's low power consumption CMOS silicon gate technology.

The demodulator receives the data to be transmitted (SD) synchronized with the transmit timing clock (ST) generated by the on-chip clock generator. The signal, which is modulated by MSK method, is output.

The demodulator convers the received MSK signal to the received data (RD) by means of a delay detection technique after limiting the band of the received MSK signal. This signal is input to the digital PLL and the re-generated timing clock (RT) is output from the demodulator, synchronized with the RD.

#### **FEATURES**

- Signal power supply: +3.6 V (MSM6882-3)
  - +5 V (MSM6882-5)
- On-chip SCF (Switched Capacitor Filter)
- The transmit filter can be also used as voice splatter filter.
- The receive timing re-generator has two different lock-in time performance options to be chosen from.
- Bit rate 2400/1200 bps
- CCIR Rec. 623
- The modulation method can be selected from COS-FFSK and SIN-FFSK.
- Built-in crystal oscillation circuit.
- Package options:

22-pin plastic DIP

24-pin plastic SOP

(DIP22-P-400)


(SOP24-P-430-VK)

(Product name: MSM6882-3RS)

(Product name: MSM6882-5RS)


(Product name: MSM6882-3GS-VK) (Product name: MSM6882-5GS-VK)

#### **BLOCK DIAGRAM**



\* Post Detection Filter

## PIN CONFIGURATION (TOP VIEW)




NC: No connect pin

#### PIN DESCRIPTION

Name	Description
X1	Crystal connection pins. A 3.6864 MHz or a 7.3728 MHz crystal shall be connected.
X2	When an external clock is applied for MSM6882's oscillation source, it has to be input to X2. In this case, X2 has to be AC-compled by the capacitor of 200 pF. X1 shall be left open.
	Master clock selection.
	MCS Crystal or External Clock
MCS	0 3.6864 MHz
	1 7.3728 MHz
ME	Modulator enable. When a "high" is input on this pin, MSK modulator output is connected to the input of transmit LPF. When a "low" is input on this pin, TI is connected to the input of transmit LPF.
	Send data input. The data on this pin is synchronized with the positive edge of ST and input to MSK modulator as an actual transmit data.
SD	SD ST ST MSK Modulated Data
ST	This timing signal is used to latch serial input data on the SD pin. The frequency of ST coincides with the transmission bit rate.
	Modulation method selection.  Data put on this pin selects either SINE FAST FSK or COSINE FAST FSK.
	Data (2400 bps) 0 1 0 0 1 1
SIN	Sine Fast FSK
	Cosine Fast FSK
PRE	Pre-amble or data transmission selection. When a "low" is input on this pin, the data put on the SD pin is output on the AO pin. When a "high" is input on this pin, the data put on the SD pin is neglected and pre-amble data is output. Data put on PRE is latched on the rising edge of ST. Pre-amble means to modulate as 010101pattern.

Name		Description									
	Baud rate selection										
	Master Clock	1400		Bit Rate	Carrier	Freq. (Hz)					
	(MHz)	MCS	BR	(bps)	Mark	Space					
	7.3728	1	1	2400	1200	2400					
BR	1.3120	1	0	1200	1200	1800					
	3.6864	0	0	1200	1200	1800					
	3.6864	1	1	1200	600	1200					
	3.0004	1	0	600	600	900					
SG	The DC voltage is a with peripheral circ source impedance bypass capacitors	uits which	h must b Lensure	e implemente the device pe	d by AC-cou rformance of	pling. To make th this device, mor	his voltage				
GND	Ground. (0 V)										
TI	Voice signal input. The signal input to of which, gives the When this function TI is biased to SG	splatter f is used, o through in	ilter for digital "O iternal re	voice band sig " must be inpi	ınal.	ansmit LPF, the	characteris				
	Transmit analog si The data put on M			ne status of A	O as follows.						
	FT ME	Transm	it LPF		State of A	10					
	"1" "1"	Powe	r On		MSK Sigr	nal					
	"1" "0"	1 0446	· UII		Voice Sig	nal					
	"0" "1"	Power	Down	The	Output of Re	ceive BPF	_				
	"0" "0"	1 04461	DOWN		No-signal (SC	i level)					
							_				

A0



The state when  $\overline{FT}$  and ME = "0" is shown above. When the input digital data on  $\overline{FT}$  changes to "1" from "0", AO remains to be connected to SG during about 2 ms and after that, and AO is switched to transmit LPF.

This delay time prevents A0 from outputting meaningless signal during transient time from power down to on of LPF.

Name	Description									
Al	Receive analog signal input. All is biased internally to SG with about 100 k $\Omega$ same as TI.									
CDT	Device test. This pin should be connected to GND.									
CDO	Device test. This pin should be opened.									
RD	Demodulated serial data output. This data is synchronized with the re-generated timing clock RT.									
RT	Receive data timing clock output.  This signal is re-generated by internal digital PLL.  Synchronizing to negative edge of RT, RD is output.  RTRDRD									
CF	Receive data timing clock is re-generated by digital PLL of which phase correcting speed can be selected with CF.  When a digital "1" is put on CF and phase difference between receive data timing and RT is more than 22.5 degree, phase correcting speed is high. In this case, as the phase difference enters within 22.5 degrees, that speed changes to low immediately.  When digital "0" is input to CF, phase correcting speed of PLL remains low regardless of the phase difference.  Usually, CF is connected to digital "1".									
СТ	PLL's lock-in characteristics can be selected with CT. When digital "1" is put on CT, PLL requires max. 50 bit alternative data pattern. On the other hand, when digital "0" is input to CT, PLL can be locked in below 18 bit data.  CF CT MIN TYP MAX UNIT  1 0 — 18  1 1 1 — 50  bit									
FT	Control signal for the internal connection of AO.  Refer to column AO.  When digital "0" is input to this pin, transmit LPF enters in power down mode, but the output buffer operational amplifier remains active. In this case, AO is at SG level.									
V <sub>DD</sub>	Power supply.  MSM6882-3: 3.6 V  MSM6882-5: 5 V  This device is sensitive to supply noises as switched capacitor techniques are utilized.  A bypass capacitor of more than 2.2 µF between V <sub>DD</sub> and GND is indispensable to ensure the performance.									

#### **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Condition	Rating	Unit	
Power Supply Voltage	V <sub>DD</sub>	Ta = 25°C	-0.3 to 7.0		
Input Voltage *1	Vi	With respect to GND	-0.3 to V <sub>DD</sub> + 0.3	_ v	
Operating Temperature	Top		-25 to 70	00	
Storage Temperature	T <sub>STG</sub>	<del>-</del>	-55 to 150	- °C	

<sup>\*1</sup> MCS, ME, SD, SIN, PRE, BR, TI, AI, CDT, CF, CT, FT

## **RECOMMENDED OPERATING CONDITIONS**

	Parameter	Symbol	Condition		Min.	Тур.	Max.	Unit
		.,	Mith roomest to CND	*1	3.0	3.6	4.0	
Powe	er Supply Voltage	V <sub>DD</sub>	With respect to GND	*2	4.5	5	5.5	٧
		GND	_		_	0	_	
Oper	ating Temperature	Top			-25	25	70	°C
Cnuck	al Resonant Frequency	4	MCS = "1"		7.3721	7.3728	7.3735	A411-
Ulysu	ar nesonant riequency	fx. tal	MCS = "0"	3.6860	3.6864	3.6868	MHz	
Data	Chood	T <sub>S</sub>	MCS = "1", BR = "1"		_	2400	_	h:4/
Data Speed		18	BR = "0"		_	1200	_	bit/sec
C1		_	<del>-</del>		_	2.2	_	
C2					_	0.1		]
C3		_	<u></u>		_	0.047	_	]
C4	_		$R_{LX} \ge 40 \text{ k}\Omega$		_	0.047	_	μF
C5		_	_		_	0.047	_	
C6			<del>_</del>			0.1	_	
	Oscillation Frequency	-			_	7.3728	_	MHz
	Frequency Deviation		25 ±5°C		-100	_	+100	
Crystal	Temperature Characteristics	_	At -30°C to +70°C	At -30°C to +70°C		_	+100	ppm
ō	Equivalent Series Resistance	_			_	_	50	Ω
	Load Capacitance	_			_	16	_	pF
	Oscillation Frequency		_		_	3.6864	_	MHz
	Frequency Deviation	_	25 ±5°C		-100		+100	
Crystal	Temperature Characteristics	_	At -30°C to +70°C		-100	_	+100	ppm
ō	Equivalent Series Resistance	_	_		_	_	100	Ω
	Load Capacitance	_	<del></del>	•	_	16	_	pF

<sup>\*1</sup> MSM6882-3

<sup>\*2</sup> MSM6882-5

#### **ELECTRICAL CHARACTERISTICS**

#### **DC Characteristics**

(MSM6882-3:  $V_{DD}$  = 3 V to 4 V, Ta = -25°C to 70°C) (MSM6882-5:  $V_{DD}$  = 5 V ±0.5 V, Ta = -25°C to 70°C)

Parameter		Symbol	Condition	Min.	Тур.	Max.	Unit
		,	Normal Operating Mode		4	8	
Dawar Cuanty Current	*1	loo	FT = "1"	_	5.5	11	
Power Supply Current	1	1	Power Down Mode		3.5	7	mA
		IDDS	FT = "0"	_	5.0	10	
Input Leakage Current	<b>ب</b>	l <sub>IL</sub>	$V_{IN} = 0 V$	-10	_	10	μА
mput Leakage Current		IIH	$V_{IN} = V_{DD}$	-10	_	10	μΑ
		V	*1	0		0.6	
Input Voltage	*2	VIL	1	U	_	0.8	
mput vonage	-	Vice	*1	1.8		Vac	
		V <sub>IH</sub>	<u>'</u>	2.2	-	V <sub>DD</sub>	V
		Varia	l <sub>OI</sub> = 10 μA/1.6 mA	A 0 — 0.3		0.3	
Output Voltage *1	*3	V <sub>OL1</sub>	10[ = 10 μΑ/ 1.0 πΑ	0		0.4	
	J	V <sub>OH1</sub>	Ι <sub>ΟΗ</sub> = 10 μΑ/400 μΑ	0.8V <sub>DD</sub>	_	$V_{DD}$	7

<sup>\*1</sup> Upper is specified for the MSM6882-3, lower for the MSM6882-5

## **Digital Interface Characteristics**

Parameter	Parameter Symbol		Min.	Тур.	Max.	Unit
Input Data Set-up Time	ts	Con Fig 1	300	_	_	ns
Input Data Hold Time	t <sub>H</sub>	See Fig.1	300	_	_	ns
Output Data Delay Time	t <sub>D</sub>	See Fig.2	-300	_	300	ns

<sup>\*2</sup> MCS, ME, SD, SIN, PRE, BR, CF, CT, FT

<sup>\*3</sup> ST, RD, RT

### **Analog Interface Characteristics**

Transmit signal output (AO)

(MSM6882-3:  $V_{DD}$  = 3 V to 4 V, Ta = -25°C to 70°C) (MSM6882-5:  $V_{DD}$  = 5 V ±0.5 V, Ta = -25°C to 70°C)

Paramete	r	Symbol		Condition		Min.	Тур.	Max.	Unit
	1200	f <sub>M1</sub>	<b>FT</b> = "1"	BR = "0"	SD = "1"	1199	1200	1201	
Carrier Frequency	bps	f <sub>S1</sub>	F1 = 1	DIT 0	SD = "0"	1799	1800	1801	Hz
Carrier Frequency	2400	f <sub>M2</sub>	ME = "1"	BR = "1"	SD = "1"	1199	1200	1201	112
	bps	f <sub>S2</sub>		SD = "0"	2399	2400	2401		
Carrier Level		Vox	D. 7	R <sub>1</sub> ≥ 40 kΩ		-7	-3	-1	dBm
Garrier Level		Vox	n[ ≥ 40 ks2		ME = "1"	-3	0	2	*2
Output Amplitude	*1	V	0.4	C <sub>I</sub> ≤ 40 pF		1.4	2.0	_	V <sub>p-p</sub>
Output Amplitude		V <sub>OPP</sub>	υ[ ≥ 40 þi		ME = "0"	2.2	3.0		7 <b>∨</b> p-p
<b>Output Resistance</b>		Rox				_	50	_	Ω
Output Load Resis	tance	R <sub>LX</sub>		_		40	_	_	kΩ
Output Load Capac	citance	C <sub>LX</sub>		_		_	-	40	pF
Output DC Voltage		Vosx				0.48V <sub>DD</sub>	0.50V <sub>DD</sub>	0.52V <sub>DD</sub>	٧

#### Voice signal input (TI)

Parameter Symbo			Con	Min.	Тур.	Max.	Unit	
Voltage Gain		GT	V <sub>AO</sub> /V <sub>TI</sub>		-2	0	+2	dB
Input Cignal Laura	*1	\/_		FT = "1" ME = "0"		_	-4	dBm
Input Signal Level	١,	V <sub>T1</sub>					0	*2
Input Resistance		R <sub>Tí</sub>	f <sub>Tl</sub> ≤ 4 kHz		40	100	300	kΩ

## Built-in signal ground (SG)

Parameter Symbol		Condition	Min.	Тур.	Max.	Unit
DC Voltage	V <sub>SG</sub>	Without DC Load	0.48V <sub>DD</sub>	0.50V <sub>DD</sub>	0.52V <sub>DD</sub>	ν

#### Receive signal input (AI)

Parameter Symbol		Condition			Min.	Тур.	Max.	Unit	
Input Resistance		RAI	1	AI ≤ 4 I	кНz	40	100	300	kΩ
Receive Signal Level		V <sub>IR1</sub>			BR = "0"	-30		0	dBm
		V <sub>IR2</sub>	V <sub>IR2</sub>		BR = "1"	-24	_	0	*2
	1000 has				7 dB	_	2 × 10 <sup>-3</sup>	_	
Bit Error Rate	1200 bps	BER	S/N at Al	S/N	11 dB		2 × 10 <sup>-5</sup>		
Bit Error Hate	2400 bps		SIN = "1"		10 dB		2 × 10 <sup>-3</sup>	-	
					14 dB	_	2 × 10 <sup>-5</sup>		]

<sup>\*1</sup> Upper is specified for the MSM6882-3, lower for the MSM6882-5

<sup>\*2</sup> 0 dBm = 0.775 Vrms

## Re-generated receive data timing clock output (RT)

Parameter	Symbol	Co	Min.	Тур.	Max.	Unit		
Data Bit Number for PLL'	N <sub>PLL1</sub>	CF = "1"	CT= "0"	*2	_		18	bit
Lock-in	N <sub>PLL2</sub>	01 = 1	CT= "1"	٠	_	_	50	Uit

<sup>\*3</sup> Data bit number to lock-in within 22.5 degree

#### **TIMING DIAGRAM**




Figure 1 Input Data Timing






Figure 2 Output Data Timing

#### **BUILT-IN FILTER FREQUENCY CHARACTERISTICS**





Note: When BR = "1", frequency converter circuit (MIXER) is prepared before the receive BPF. Therefore, 1200 Hz input signal is converted to 3600 Hz at BPF output for example.

#### **APPLICATION CIRCUIT**

