

DM54L71/DM74L71 AND-Gated Master-Slave R-S Flip-Flop with Preset, Clear and Complementary Outputs

General Description

This device contains a positive pulse triggered masterslave R-S flip-flop with complementary outputs. Multiple R and S inputs are ANDed together to produce the internal R and S functions for the flip-flop. The R and S data is processed by the flip-flop after a complete clock pulse. While the clock is low the slave is isolated from the master. On the positive going transition of the clock, the data from the AND gates is transferred to the master. While the clock is high the AND gate inputs are disabled. On the negative transition of the clock the data is transferred from the master to the slave. The R and S inputs must be held constant while the clock is high. Data is transferred to the output on the falling edge of the clock pulse. A low level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.


Absolute Maximum Ratings (Note 1)

Supply Voltage 8V
Input Voltage 5.5V
Storage Temperature Range -65°C to 150°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Connection Diagram

Dual-In-Line Package



TL/F/6628-1

DM54L71 (J) DM74L71 (N)

Function Table

Inputs					Out	Outputs		
PR	CLR	CLK	S(1)	R(1)	Q	ā		
L	Н	Х	х	Х	Н	L		
Н	L	Х	х	Х	L	Н		
L	L	Х	X	Х	H*	H*		
Н	Н	∵	L	L	Qo	\overline{Q}_O		
ļн	Н	-7-	Н	L	Н	L		
H	Н	-7-L	Ł	Н	L	H		
н	н	. ~	н	Н	Indeterminate			

Note 1: S = (S1)(S2)(S3), R = (R1)(R2)(R3)

H = High Logic Level

X = Low or High Logic Level

L = Low Logic Leve

_n. = Positive pulse. The R and S inputs must be held constant while the clock is high. Data is transferred to the output on the falling edge of the clock pulse.

 $\mathbf{Q}_{O}\!=\!\mathsf{The}$ level of Q before the indicated input conditions were established.

* = This configuration is nonstable; that is, it will not persist when the preset and/or clear inputs returned to their inactive (high) level.

Sym	Parameter Supply Voltage High Level Input Voltage			DM54L71			DM74L71		
			Min	Nom	Max	Min	Nom	Max	Units
v_{cc}			4.5	5	5.5	4.75	5	5.25	v
V _{IH}			2			2			٧
V _{IL}	Low Level	Clock			0.6			0.6	V
	Input Voltage	Others			0.7			0.7	
IOH	High Level Output Current				- 0.2			- 0.2	mA
I _{OL}	Low Level Output Current				2			3.6	mA
f _{CLK}	Clock Frequency	у	0		6	0		6	MHz
tw	Pulse Width	Clock High	100	-		100			ns
		Clock Low	100			100	***		
		Preset Low	100			100		•	
		Clear Low	100			100	100		
tsu	Input Setup Time (Note 1)		01			01			ns
t _H	Input Hold Time (Note 1)		O†			οţ			ns
TA	Free Air Operating Temperature		- 55	-1-//-	125	0		70	°C

Note 1: The symbols (1,1) indicate the edge of the clock pulse used for reference: 1 for rising edge, 4 for falling edge.

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Sym	Parameter	$\begin{aligned} & \textbf{Conditions} \\ & \textbf{V}_{\text{CC}} = \textbf{Min}, \textbf{I}_{\text{OH}} = \textbf{Max} \\ & \textbf{V}_{\text{IL}} = \textbf{Max}, \textbf{V}_{\text{IH}} = \textbf{Min} \end{aligned}$		Min	Typ (Note 1)	Max	Units
V _{OH}	High Level Output Voltage			2.4	3.3		٧
V _{OL} Low Level Output Voltage	Low Level Output	V _{CC} = Min	DM54		0.15	0.3	
	I _{OL} = Max V _{IL} = Max V _{IH} = Min	DM74		0.2	0.4	V	
l ₁	Input Current@Max	$V_{CC} = Max$ $V_1 = 5.5V$. R, S			100	mA
	Input Voltage		Clear			200	
			Preset			200	
			Clock			200	
I _{IH} High Le Current	High Level Input	$V_{CC} = Max$ $V_1 = 2.4V$	R, S			10	μА
	Current		Clear			20	
			Preset			20	
			Clock			- 200	
I _{IL}	Low Level Input Current	V _{CC} = Max V ₁ = 0.3V	R, S			- 0.18	mA
			Clear			- 0.36	
			Preset			- 0.36	
			Clock			- 0.36	
los	Short Circuit Output Current	V _{CC} = Max	DM54	- 3		- 15	mA
			DM74	-3		- 15	
lcc	Supply Current	V _{CC} = Max (Note 2)			0.76	1.44	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: With all outputs open, I CC is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock input is grounded.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25$ °C (See Section 1 for Test Waveforms and Output Load)

Parameter	From (Input) - To		Units			
	(Output)	Min	Тур	Max		
f _{MAX} Maximum Clock Frequency		6	11		MHz	
t _{PLH} Propagation Delay Time Low to High Level Output	Preset to Q		35	75	ns	
t _{PHL} Propagation Delay Time High to Low Level Output	Preset to Q		60	150	ns	
t _{PLH} Propagation Delay Time Low to High Level Output	Clear to Q		35	75	ns	
t _{PHL} Propagation Delay Time High to Low Level Output	Clear to Q		60	150	ns	
t _{PLH} Propagation Delay Time Low to High Level Output	Clock to Q or Q	10	35	75	ns	
t _{PHL} Propagation Delay Time High to Low Level Output	Clock to Q or Q	10	60	150	ns	