

10 Device Specifications

10.1 Absolute Maximum Ratings

Ambient temperature under bias (T_A)	0 °C to + 70 °C
Storage temperature (T_{ST}).....	- 65 °C to + 150 °C
Voltage on V_{CC} pins with respect to ground (V_{SS})	- 0.5 V to 6.5 V
Voltage on any pin with respect to ground (V_{SS})	- 0.5 V to $V_{CC} + 0.5$ V
Input current on any pin during overload condition	- 10 mA to + 10 mA
Absolute sum of all input currents during overload condition	100 mA
Power dissipation.....	TBD

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for longer periods may affect device reliability. During overload conditions ($V_{IN} > V_{CC}$ or $V_{IN} < V_{SS}$) the Voltage on V_{CC} pins with respect to ground (V_{SS}) must not exceed the values defined by the absolute maximum ratings.



10.2 DC Characteristics

$V_{CC} = 5\text{ V} \pm 10\%, -15\%$; $V_{SS} = 0\text{ V}$; $T_A = 0\text{ to } +70\text{ }^\circ\text{C}$

Parameter	Symbol	Limit Values		Unit	Test Condition
		min.	max.		
Input low voltage (except \overline{EA} , RESET)	V_{IL}	-0.5	$0.2 V_{CC}$ -0.1	V	-
Input low voltage (\overline{EA})	V_{IL1}	-0.5	$0.2 V_{CC}$ -0.3	V	-
Input low voltage (RESET)	V_{IL2}	-0.5	$0.2 V_{CC}$ +0.1	V	-
Input high voltage (except \overline{EA} , RESET, XTAL1)	V_{IH}	$0.2 V_{CC}$ +0.9	$V_{CC} + 0.5$	V	-
Input high voltage to XTAL1	V_{IH1}	$0.7 V_{CC}$	$V_{CC} + 0.5$	V	-
Input high voltage to \overline{EA} , RESET	V_{IH2}	$0.6 V_{CC}$	$V_{CC} + 0.5$	V	-
Output low voltage Ports 1, 2, 3 (except P1.2, P1.4) Port 0, ALE, PSEN P1.2 / P1.4 pull-down transistor resistance	V_{OL} V_{OL1} R_{DSon}	-	0.45 0.45 120	V V Ω	$I_{OL} = 1.6\text{ mA}^{1)}$ $I_{OL} = 3.2\text{ mA}^{1)}$ $V_{OL} = 0.45\text{ V}$
Output high voltage Ports 1, 2, 3	V_{OH}	2.4 $0.9 V_{CC}$	- -	V V	$I_{OH} = -80\text{ }\mu\text{A}$ $I_{OH} = -10\text{ }\mu\text{A}$
Port 0 in ext. bus mode, ALE, PSEN	V_{OH1}	2.4 $0.9 V_{CC}$	- -	V V	$I_{OH} = -800\text{ }\mu\text{A}$ $I_{OH} = -80\text{ }\mu\text{A}$
P1.2 / P1.4 pull-up transistor resistance	R_{DSon}	-	120	Ω	$V_{OH} = 0.9 V_{CC}$
Logic 0 input current (Ports 1, 2, 3)	I_{IL}	-10	-50	μA	$V_{IN} = 0.45\text{ V}$
Logical 1-to-0 transition current (Ports 1, 2, 3)	I_{TL}	-65	-650	μA	$V_{IN} = 2\text{ V}$
Maximum output low current per pin (Ports 0, 1, 2, 3)	I_{OLM}	-	5	mA	$V_{OL} \leq 1\text{ V}$
Input leakage current Port 0 (if $\overline{EA}=0$), \overline{EA} , P1.2, P1.3, P1.5 as SSC inputs	I_{LI}	-	± 1	μA	$0.45 < V_{IN} < V_{CC}$
Pin capacitance ⁷⁾	C_{IO}	-	10	pF	$f_C = 1\text{ MHz}$, $T_A = 25\text{ }^\circ\text{C}$

10.3 AC Characteristics (applies to all SAB-C511/513 Family Microcontrollers)

$V_{CC} = 5\text{ V} + 10\%, -15\%$; $V_{SS} = 0\text{ V}$ $T_A = 0\text{ }^\circ\text{C}$ to $+70\text{ }^\circ\text{C}$

(C_L for port 0, ALE and $\overline{\text{PSEN}}$ outputs = 100 pF; C_L for all other outputs = 80 pF)

10.3.1 Program Memory Characteristics

Parameter	Symbol	Limit Values				Unit
		8 MHz Clock		Variable Clock $1/f_{\text{CLCL}} = 3.5\text{ MHz to }8\text{ MHz}$		
		min.	max.	min.	max.	
ALE pulse width	t_{LHLL}	210	–	$2t_{\text{CLCL}} - 40$	–	ns
Address setup to ALE	t_{AVLL}	85	–	$t_{\text{CLCL}} - 40$	–	ns
Address hold after ALE	t_{LLAX}	102	–	$t_{\text{CLCL}} - 23$	–	ns
ALE low to valid instr in	t_{LLIV}	–	400	–	$4t_{\text{CLCL}} - 100$	ns
ALE to $\overline{\text{PSEN}}$	t_{LLPL}	100	–	$t_{\text{CLCL}} - 25$	–	ns
$\overline{\text{PSEN}}$ pulse width	t_{PLPH}	340	–	$3t_{\text{CLCL}} - 35$	–	ns
$\overline{\text{PSEN}}$ to valid instr in	t_{PLIV}	–	275	–	$3t_{\text{CLCL}} - 100$	ns
Input instruction hold after $\overline{\text{PSEN}}$	t_{PXIX}	0	–	0	–	ns
Input instruction float after $\overline{\text{PSEN}}$	$t_{\text{PXIZ}}^*)$	–	105	–	$t_{\text{CLCL}} - 20$	ns
Address valid after $\overline{\text{PSEN}}$	$t_{\text{PXAV}}^*)$	100	–	$t_{\text{CLCL}} - 25$	–	ns
Address to valid instr in	t_{AVIV}	–	510	–	$5t_{\text{CLCL}} - 115$	ns
Address float to $\overline{\text{PSEN}}$	t_{AZPL}	0	–	0	–	ns

*) Interfacing the SAB-C511/513 microcontrollers to devices with float times up to 100 ns is permissible. This limited bus contention will not cause any damage to port 0 drivers.

10.3.2 External Data Memory Characteristics

Parameter	Symbol	Limit Values				Unit
		8 MHz Clock		Variable Clock 1/f _{CLCL} = 3.5 MHz to 8 MHz		
		min.	max.	min.	max.	
\overline{RD} pulse width	t _{RLRH}	650	–	6t _{CLCL} – 100	–	ns
\overline{WR} pulse width	t _{WLWH}	650	–	6t _{CLCL} – 100	–	ns
Address hold after ALE	t _{LLAX2}	215	–	2t _{CLCL} – 35	–	ns
\overline{RD} to valid data in	t _{RLDV}	–	460	–	5t _{CLCL} – 165	ns
Data hold after \overline{RD}	t _{RHDX}	0	–	0	–	ns
Data float after \overline{RD}	t _{RHDZ}	–	180	–	2t _{CLCL} – 70	ns
ALE to valid data in	t _{LLDV}	–	850	–	8t _{CLCL} – 150	ns
Address to valid data in	t _{AVDV}	–	960	–	9t _{CLCL} – 165	ns
ALE to \overline{WR} or \overline{RD}	t _{LLWL}	325	425	3t _{CLCL} – 50	3t _{CLCL} + 50	ns
Address valid to \overline{WR} or \overline{RD}	t _{AVWL}	370	–	4t _{CLCL} – 130	–	ns
\overline{WR} or \overline{RD} high to ALE high	t _{WHLH}	85	165	t _{CLCL} – 40	t _{CLCL} + 40	ns
Data valid to \overline{WR} transition	t _{OVWX}	75	–	t _{CLCL} – 50	–	ns
Data setup before \overline{WR}	t _{OVWH}	725	–	7t _{CLCL} – 150	–	ns
Data hold after \overline{WR}	t _{WHQX}	75	–	t _{CLCL} – 40	–	ns
Address float after \overline{RD}	t _{RLAZ}	–	0	–	0	ns

10.3.3 SSC Interface Characteristics

Parameter	Symbol	Limit Values		Unit
		min.	max.	
Clock Cycle Time : Master Mode	t_{SCLK}	1	—	μ s
	Slave Mode	t_{SCLK}	900	ns
Clock high time	t_{SCH}	400	—	ns
Clock low time	t_{SCL}	400	—	ns
Data output delay	t_D	—	100	ns
Data output hold	t_{HO}	0	—	ns
Data input setup	t_S	100	—	ns
Data input hold	t_{HI}	100	—	ns
TC bit set delay	t_{DTC}	—	$16 t_{CLCL}$	ns

10.3.4 External Clock Characteristics

Parameter	Symbol	Limit Values		Unit
		Variable Clock Freq. = 3.5 MHz to 8 MHz		
		min.	max.	
Oscillator period	t_{CLCL}	125	290	ns
High time	t_{CHCX}	30	$t_{CLCL} - t_{CLCX}$	ns
Low time	t_{CLCX}	30	$t_{CLCL} - t_{CHCX}$	ns
Rise time	t_{CLCH}	—	30	ns
Fall time	t_{CHCL}	—	30	ns




Figure 10-3
Data Memory Write Cycle




Figure 10-4
SSC Timing




Figure 10-5
External Clock Drive Drive at XTAL2

10.3.5 ROM Verification Characteristics (only SAB-C511/C511A/C513/C513A)

Parameter	Symbol	Limit Values		Unit
		min.	max.	
Address to valid data	t_{AVQV}	—	$48t_{CLCL}$	ns
ENABLE to valid data	t_{ELQV}	—	$48t_{CLCL}$	ns
Data float after ENABLE	t_{EHOZ}	0	$48t_{CLCL}$	ns
Oscillator frequency	$1/t_{CLCL}$	4	6	MHz




Figure 10-6
ROM Verification Timing

10.4 AC Characteristics of SAB-C513A-H Programming Interface

$V_{CC} = 5\text{ V} + 10\%, -15\%$; $V_{SS} = 0\text{ V}$ $T_A = 0\text{ °C to } +70\text{ °C}$

Parameter	Symbol	Limit Values		Unit
		min.	max.	
ALE pulse width	t_{PLL}	60	—	ns
Address setup to ALE	t_{PAL}	20	—	ns
Address hold after ALE	t_{PLA}	20	—	ns
Address to valid data out	t_{PAD}	—	230	ns
$\overline{PRD}/\overline{PWR}$ pulse width	t_{PCC}	250	—	ns
\overline{PRD} to valid data out	t_{PRDV}	—	200	ns
Data hold after \overline{PWR}	t_{PWDH}	0	—	ns
Data float after \overline{PRD}	t_{PDZ}	—	40	ns
Chip select setup to ALE active	t_{PCS}	0	—	ns
Chip select hold after $\overline{PRD}/\overline{PWR}$ inactive	t_{PCH}	0	—	ns
ALE to \overline{PWR} or \overline{PRD}	t_{PLC}	90	—	ns
\overline{PWR} or \overline{PRD} high to ALE high	t_{PCL}	20	—	ns
Data setup before \overline{PWR} rising edge	t_{PWDS}	50	—	ns
Data hold after \overline{PWR} rising edge	t_{PWDH}	0	—	ns
Data float after \overline{PCS}	t_{PDF}	—	40	ns




Figure 10-7
SAB-C513A-H Programming Interface Read Cycle




Figure 10-8
SAB-C513A-H Programming Interface Write Cycle

10.4.1 Reset Characteristics (SAB-C513A-H only)

Parameter	Symbol	Limit Values				Unit
		8 MHz Clock		Variable Clock		
		min.	max.	min.	max.	
RESET pulse width	t_{RLRH}	10	—	10	—	ms






Figure 10-9
Reset Pulse



AC Inputs during testing are driven at $V_{CC} - 0.5\text{ V}$ for a logic '1' and 0.45 V for a logic '0'. Timing measurements are made at V_{IHmin} for a logic '1' and V_{ILmax} for a logic '0'.

Figure 10-10
AC Testing: Input, Output Waveforms



For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loaded V_{OH}/V_{OL} level occurs.
 $I_{OL}/I_{OH} \geq \pm 20\text{ mA}$

Figure 10-11
AC Testing: Float Waveforms




Figure 10-12
Recommended Oscillator Circuits for Crystal Oscillator

10.5 Package Outlines

