

LOOK-AHEAD CARRY GENERATOR

FEATURES

- Provides carry look-ahead across a group of four ALU's
- Multi-level look-ahead for high-speed arithmetic operation over long word length
- Output capability: standard
- I_{CC} category: MSI

GENERAL DESCRIPTION

The 74HC/HCT182 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT182 carry look-ahead generators accept up to four pairs of active LOW carry propagate ($\bar{P}_0, \bar{P}_1, \bar{P}_2, \bar{P}_3$) and carry generate ($\bar{G}_0, \bar{G}_1, \bar{G}_2, \bar{G}_3$) signals and an active HIGH carry input (C_n). The devices provide anticipated active HIGH carries ($C_{n+x}, C_{n+y}, C_{n+z}$) across four groups of binary adders.

The "182" also has active LOW carry propagate (\bar{P}) and carry generate (\bar{G}) outputs which may be used for further levels of look-ahead.

The logic equations provided at the outputs are:

$$C_{n+x} = G_0 + P_0 C_n$$

$$C_{n+y} = G_1 + P_1 G_0 + P_1 P_0 C_n$$

$$C_{n+z} = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_n$$

$$\bar{G} = \bar{G}_3 + \bar{P}_3 \bar{G}_2 + \bar{P}_3 \bar{P}_2 \bar{G}_1 + \bar{P}_3 \bar{P}_2 \bar{P}_1 \bar{G}_0$$

$$\bar{P} = \bar{P}_3 \bar{P}_2 \bar{P}_1 \bar{P}_0$$

The "182" can also be used with binary ALU's in an active LOW or active HIGH input operand mode. The connections to and from the ALU to the carry look-ahead generator are identical in both cases.

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t_{PHL}/t_{PLH}	propagation delay P_n to P G_n to any output P_n or G_n to any output	$C_L = 15 \text{ pF}$ $V_{CC} = 5 \text{ V}$	11 17 14	14 21 17	ns ns ns
C_I	input capacitance		3.5	3.5	pF
CPD	power dissipation capacitance per package	notes 1 and 2	50	50	pF

$GND = 0 \text{ V}; T_{amb} = 25^\circ\text{C}; t_f = t_r = 6 \text{ ns}$

Notes

- CPD is used to determine the dynamic power dissipation (P_D in μW):

$$PD = CPD \times V_{CC}^2 \times f_i + \sum (CL \times V_{CC}^2 \times f_o)$$
 where:
 f_i = input frequency in MHz CL = output load capacitance in pF
 f_o = output frequency in MHz V_{CC} = supply voltage in V
 $\sum (CL \times V_{CC}^2 \times f_o)$ = sum of outputs
- For HC, the condition is $V_I = GND$ to V_{CC}
For HCT the condition is $V_I = GND$ to $V_{CC} - 1.5 \text{ V}$

PACKAGE OUTLINES

16-lead DIL; plastic (SOT38Z).

16-lead mini-pack; plastic (SO16; SOT109A).

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
3, 1, 14, 5	\bar{G}_0 to \bar{G}_3	carry generate inputs (active LOW)
4, 2, 15, 6	\bar{P}_0 to \bar{P}_3	carry propagate inputs (active LOW)
7	\bar{P}	carry propagate output (active LOW)
8	GND	ground (0 V)
9	C_{n+z}	function output
10	\bar{G}	carry generate output (active LOW)
11	C_{n+y}	function output
12	C_{n+x}	function output
13	C_n	carry input (active HIGH)
16	V_{CC}	positive supply voltage




Fig. 1 Pin configuration.




Fig. 2 Logic symbol.




Fig. 3 IEC logic symbol.




Fig. 4 Functional diagram.




Fig. 5 Logic diagram.

FUNCTION TABLE

INPUTS									OUTPUTS				
C_n	\bar{G}_0	\bar{P}_0	\bar{G}_1	\bar{P}_1	\bar{G}_2	\bar{P}_2	\bar{G}_3	\bar{P}_3	C_{n+x}	C_{n+y}	C_{n+z}	\bar{G}	\bar{P}
X L X H	H H X X	H X X L							L L H H				
X X L X X X H	X H H X X X X	X H H X L X L	H H H X X L X	H X X H X L X						L L H H			
X X X L X X H	X X X H X X X	X H H X H X L	X H H X H X L	H H H X X X L	H X X H X X L					L L L			
X X X X L X H	X X X X X X X	X X X L X L X	X X X L X L X	L X X X X L X	X H H X X X L					H H H H			
	X X X H X X L	X H H X X X L	X X H X L X L	X H H X X X L	X H H X X X L					H H H H			
	H X X X L		X H X X L		X X H X L			X X X H L				H H H H	L

H = HIGH voltage level

L = LOW voltage level

X = don't care

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I_{CC} category: MSI**AC CHARACTERISTICS FOR 74HC**GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF

SYMBOL	PARAMETER	T _{amb} (°C)						UNIT	TEST CONDITIONS			
		74HC							V _{CC} V	WAVEFORMS		
		+25			−40 to +85		−40 to +125					
		min.	typ.	max.	min.	max.	min.	max.				
t _{PHL} / t _{P_nL}	propagation delay P _n to P̄	30 14 11	120 24 20		150 30 26		180 36 31		ns	2.0 4.5 6.0	Fig. 6	
t _{PHL} / t _{P_nL}	propagation delay C _n to any output	55 20 16	170 34 29		215 43 37		255 51 43		ns	2.0 4.5 6.0	Fig. 6	
t _{PHL} / t _{P_nL}	propagation delay P̄ _n to Ḡ	47 17 14	145 29 25		180 36 31		220 44 38		ns	2.0 4.5 6.0	Fig. 6	
t _{PHL} / t _{P_nL}	propagation delay P̄ _n to C _{n+n}	47 17 14	145 29 25		180 36 31		220 44 38		ns	2.0 4.5 6.0	Fig. 6	
t _{PHL} / t _{P_nL}	propagation delay G _n to C _{n+n}	44 16 13	135 27 23		170 34 29		205 41 35		ns	2.0 4.5 6.0	Fig. 6	
t _{PHL} / t _{P_nL}	propagation delay G _n to Ḡ	41 15 12	135 27 23		170 34 29		205 41 35		ns	2.0 4.5 6.0	Fig. 6	
t _{THL} / t _{T_nL}	output transition time	19 7 6	75 15 13		95 19 16		110 22 19		ns	2.0 4.5 6.0	Fig. 6	

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I_{CC} category: MSI

Note to HCT types

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications.
To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
$\bar{G}_0, \bar{G}_1, \bar{P}_0, \bar{P}_1, \bar{P}_2$	1.50
\bar{G}_3	0.30
$\bar{G}_2, \bar{P}_3, C_n$	1.25

AC CHARACTERISTICS FOR 74HCT

GND = 0 V; t_f = t_r = 6 ns; C_L = 50 pF

SYMBOL	PARAMETER	T _{amb} (°C)						UNIT	TEST CONDITIONS			
		74HCT							V _{CC} V	WAVEFORMS		
		+25			−40 to +85		−40 to +125					
		min.	typ.	max.	min.	max.	min.	max.				
t _{PHL} / t _{PLH}	propagation delay P _n to P		17	28		35		42	ns	4.5	Fig. 6	
t _{PHL} / t _{PLH}	propagation delay C _n to any output		26	43		54		65	ns	4.5	Fig. 6	
t _{PHL} / t _{PLH}	propagation delay P̄ _n to Ḡ		20	33		41		50	ns	4.5	Fig. 6	
t _{PHL} / t _{PLH}	propagation delay P̄ _n to C _{n+n}		20	33		41		50	ns	4.5	Fig. 6	
t _{PHL} / t _{PLH}	propagation delay G _n to C _{n+n} ; G _n to Ḡ		18	32		40		48	ns	4.5	Fig. 6	
t _{THL} / t _{T LH}	output transition time		7	15		19		22	ns	4.5	Fig. 6	

AC WAVEFORMS




Fig. 6 Waveforms showing the input ($\bar{P}_n, C_n, \bar{G}_n$) to any output propagation delays and the output transition times.

Note to AC waveforms

(1) HC : $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$
 HCT: $V_M = 1.3 \text{ V}$; $V_I = \text{GND to } 3 \text{ V}$.

APPLICATION INFORMATION




Fig. 7 16-bit ALU two-level look-ahead.






Fig. 8 32-bit ALU two-level look-ahead over 16-bit groups.

APPLICATION INFORMATION (Cont'd)



Note to Figs 7 to 10

A and B inputs and F outputs of "181" are not shown.