

## Error Signal Isolator


### FEATURES

- Replaces Optocoupler in Primary Side Controlled Power Supplies
- Replaces TL431 and Eliminates Parasitic Zero
- Pulse Transformer Driver
- Same Transformer for Any Output Voltage
- Peak Current Controlled
- Functionality Integrated & Simplified 5-Pin Design

### DESCRIPTION

The UC7502 is designed to monitor the output voltage of a power supply, generate an error signal, and transmit the error signal through an isolation barrier using a small pulse transformer. In conjunction with the pulse transformer, it replaces the TL431/optocoupler combination and eliminates the undesirable zero created by that combination. The transformer is driven with pulse amplitude modulation in a free-running oscillator configuration. The period of oscillation is proportional to the pulse transformer inductance. The voltage pulse magnitude is internally limited so that the pulse transformer design need not be changed for various output voltages.

### BLOCK DIAGRAM




UDG-95004-1



**ABSOLUTE MAXIMUM RATINGS**

Input Voltage  $V_{CCMAX}$  .....17V  
 Operating Temperature Range .....-40°C to +85°C  
 Storage Temperature .....-55°C to +150°C  
 Junction Temperature .....-55°C to +150°C  
 Lead Temperature (Soldering, 10 sec.) .....+300°C  
 All currents are positive into, negative out of the specified terminal.  
 Consult Packaging Section of Databook for thermal limitations and considerations of packages.

**ORDERING INFORMATION**



**CONNECTION DIAGRAMS**



**ELECTRICAL CHARACTERISTICS** Unless otherwise stated these specifications apply for  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$  for UC7502-2, and  $0^\circ\text{C}$  to  $+70^\circ\text{C}$  for UC7502-3;  $V_{CC} = 5.0\text{V}$ ,  $T_A = T_J$ .

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNITS
<b>Reference Section</b>						
VREF	Error Amplifier Reference	$T_J = 25^\circ\text{C}$	1.3365	1.35	1.3635	V
			1.323	1.35	1.377	V
<b>Error Amplifier Section</b>						
Av	Open Loop Gain		60	95		dB
GBW	Gain Bandwidth Product			1		MHz
IE/A	Source Current	$V_{COMP} > 2.5\text{V}$	-0.5	-1		mA
IE/A	Sink Current	$V_{COMP} < 1\text{V}$		11		mA
IIB	Input Bias Current			0.2	2.5	$\mu\text{A}$
<b>Pulse Amplitude Modulator (PAM) Section</b>						
Vf	Diode Clamp Voltage	$I_F = 50\text{ mA}, T_J = 25^\circ\text{C}$		0.8		V
FPAM	PAM Frequency (Recommended)				1.5	MHz
$V_{CC} - V_{PAMmin}$	PAM Peak Driving Voltage	$I_{PAM} = I_{PAMPk}, V_{CC} \geq 5\text{V}$	3.0	3.5		V
k	VCVS Level Shift Gain			1.3		V/V
<b>Peak Current Detector Section</b>						
$I_{PAMPk}$	Peak PAM Current Threshold			50		mA
tDoff	Turn Off Delay			75		ns
<b>Supply Voltage and Current Section</b>						
ICC	Supply Current	$I_{PAM} = I_F = 0, V_{CC} 5\text{V to } 15\text{V}$		9.5		mA
ICCOFF	Standby Current	$V_{CC} = 3.5\text{V}$		600		$\mu\text{A}$
<b>Under Voltage Lockout Section</b>						
VUVLon	Turn On Threshold of Vcc			4.1		V
$\Delta V_{UVL}$	UVL Hysteresis			0.12		V