

**Signetics**

Document No.	853-0348
ECN No.	98770
Date of issue	February 8, 1990
Status	Product Specification
FAST Products	

# FAST 74F164

## Shift Register

### 8-Bit Serial-In Parallel-Out Shift Register

**FEATURES**


- Gated serial data inputs
- Typical shift frequency of 100MHz
- Asynchronous Master Reset
- Fully buffered clock and data inputs
- Fully synchronous data transfers

**DESCRIPTION**

The 74F164 is an 8-bit edge-triggered shift register with serial data entry and an output from each of the eight stages. Data is entered through one of two inputs ( $D_{sa}$ ,  $D_{sb}$ ); either input can be used as an active High enable for data entry through the other input. Both inputs must be connected together or an unused input must be tied High.

Data shifts one place to the right on each Low-to-High transition of the Clock (CP) input, and enters into  $Q_0$  the logical AND of the the two data inputs ( $D_{sa}$ ,  $D_{sb}$ ) that existed one setup time before the rising clock edge. A Low level on the Master Reset ( $\overline{MR}$ ) input overrides all other inputs and clears the register asynchronously, forcing all outputs Low.

**PIN CONFIGURATION**



TYPE	TYPICAL $f_{MAX}$	TYPICAL SUPPLY CURRENT (TOTAL)
74F164	100MHz	33mA

**ORDERING INFORMATION**


PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$ ; $T_A = 0^\circ C$ to $+70^\circ C$
14-Pin Plastic DIP	N74F164N
14-Pin Plastic <b>SO</b>	N74F164D

**INPUT AND OUTPUT LOADING AND FAN-OUT TABLE**


PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
$D_{sa}$ , $D_{sb}$	Data inputs	1.0/1.0	20 $\mu$ A/0.6mA
$\overline{MR}$	Master Reset input (active Low)	1.0/1.0	20 $\mu$ A/0.6mA
CP	Clock Pulse input (active rising edge)	1.0/1.0	20 $\mu$ A/0.6mA
$Q_0 - Q_7$	Data outputs	50/33	1.0mA/20mA

NOTE:  
One (1.0) FAST Unit Load is defined as: 20 $\mu$ A in the High state and 0.6mA in the Low state.

**LOGIC SYMBOL**




**LOGIC SYMBOL (IEEE/IEC)**



Register

FAST 74F164

APPLICATION



AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			T <sub>A</sub> = +25°C V <sub>CC</sub> = 5V C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω			T <sub>A</sub> = 0°C to +70°C V <sub>CC</sub> = 5V ±10% C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω		
			Min	Typ	Max	Min	Max	
f <sub>MAX</sub>	Maximum clock frequency	Waveform 1	80	100		80		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to Q <sub>n</sub>	Waveform 1	3.0 5.0	5.0 7.0	8.0 10.0	2.5 5.0	9.0 11.0	ns
t <sub>PHL</sub>	Propagation delay MR to Q <sub>n</sub>	Waveform 2	5.5	7.5	10.5	5.5	11.5	ns

AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			T <sub>A</sub> = +25°C V <sub>CC</sub> = 5V C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω			T <sub>A</sub> = 0°C to +70°C V <sub>CC</sub> = 5V ±10% C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω		
			Min	Typ	Max	Min	Max	
t <sub>s(H)</sub> t <sub>s(L)</sub>	Setup time, High or Low D <sub>n</sub> to CP	Waveform 3	7.0 7.0			5.0 5.0		ns
t <sub>h(H)</sub> t <sub>h(L)</sub>	Hold time, High or Low D <sub>n</sub> to CP	Waveform 3	1.0 1.0			2.0 2.0		ns
t <sub>w(H)</sub> t <sub>w(L)</sub>	CP Pulse width High or Low	Waveform 1	4.0 7.0			4.0 7.0		ns
t <sub>w(L)</sub>	MR Pulse width Low	Waveform 2	7.0			7.0		ns
t <sub>REC</sub>	Recovery time MR to CP	Waveform 2	7.0			7.0		ns