



### FEATURES:

- First-in/First-out memory module
- Asynchronous and simultaneous read and write
- 36-bit data bus on one side; 9-bit data bus on other side
- All logic required for conversion between 36 and 9-bit buses included on board
- 4K x 36-bit to 16K x 9-bit deep
- Selectable LSB or MSB first on 9-bit side
- Bidirectional
- Latching transceiver for LS 8 bits between the two buses
- Total cycle time 45ns

### DESCRIPTION:


This module is a FIFO that has up to 8 IDT72041s (4K x 9) on board. The module is bidirectional with 4K x 36 transforming to 16K x 9 on one side and back to 4K x 36 on the other side. All logic necessary to control the conversion between 36 and 9 bits is included on the module.

On the 9-bit side, there is a DIRN pin which determines whether the 36 bits of data is presented to the 9-bit side's most significant byte first or least significant byte first and, conversely, whether the 9-bit side data is being entered MSB or LSB first.

Included on-board is an 8-bit transceiver with separate latch enables for each side to allow the passing of status between the buses.

The module is packaged on a 92 pin FR-4 substrate occupying less than 4 square inches of board space.

### FUNCTIONAL BLOCK DIAGRAM



# 13

## PIN CONFIGURATION

GND	1	37	GND	$V_{CC}$	72	36	$V_{CC}$
I/OL <sub>0</sub>	2	38	OE <sub>LR</sub>	O <sub>ERL</sub>	71	35	I/OR <sub>8</sub>
I/OL <sub>1</sub>	3	39	LE <sub>LR</sub>	LE <sub>RL</sub>	70	34	I/OR <sub>7</sub>
I/OL <sub>2</sub>	4	40	I/OL <sub>3</sub>	I/OR <sub>5</sub>	69	33	I/OR <sub>6</sub>
I/OL <sub>4</sub>	5	41	I/OL <sub>5</sub>	I/OR <sub>3</sub>	68	32	I/OR <sub>4</sub>
I/OL <sub>6</sub>	6	42	I/OL <sub>7</sub>	GND	67	31	I/OR <sub>2</sub>
I/OL <sub>8</sub>	7	43	I/OL <sub>9</sub>	I/OR <sub>0</sub>	66	30	I/OR <sub>1</sub>
I/OL <sub>10</sub>	8	44	I/OL <sub>11</sub>	I/OL <sub>35</sub>	65	29	RESET
FULL <sub>L</sub>	9	45	FULL <sub>R</sub>	I/OL <sub>33</sub>	64	28	I/OL <sub>34</sub>
EMPTY <sub>L</sub>	10	46	EMPTY <sub>R</sub>	M25 <sup>(1)</sup>	I/OL <sub>31</sub>	63	I/OL <sub>32</sub>
WRITE <sub>L</sub>	11	47	DIRN	I/OL <sub>30</sub>	62	26	WRITE <sub>R</sub>
READ <sub>L</sub>	12	48	GND	GND	61	25	READ <sub>R</sub>
OE <sub>L</sub>	13	49	I/OL <sub>12</sub>	I/OL <sub>29</sub>	60	24	OE <sub>R</sub>
I/OL <sub>13</sub>	14	50	I/OL <sub>14</sub>	I/OL <sub>27</sub>	59	23	I/OL <sub>28</sub>
I/OL <sub>15</sub>	15	51	I/OL <sub>16</sub>	I/OL <sub>25</sub>	58	22	I/OL <sub>26</sub>
I/OL <sub>17</sub>	16	52	I/OL <sub>18</sub>	I/OL <sub>23</sub>	57	21	I/OL <sub>24</sub>
I/OL <sub>19</sub>	17	53	I/OL <sub>20</sub>	I/OL <sub>21</sub>	56	20	I/OL <sub>22</sub>
$V_{CC}$	18	54	$V_{CC}$	GND	55	19	GND

## NOTE:

1. For module dimensions, please refer to module drawing M25 in the packaging section.

## PIN DESCRIPTIONS

SIGNAL NAME	DESCRIPTION
$V_{CC}$	Power
GND	Ground
I/OL	36 bit I/O bus
I/OR	9 bit I/O bus
FULL	FIFO Full Flag
EMPTY	FIFO Empty Flag
WRITE	Write Enable
READ	Read Enable
OE	Output Enable
OELR	Transceiver Output Enable (L - R)
OERL	Transceiver Output Enable (R - L)
LELR	Transceiver Latch Enable (L - R)
LERL	Transceiver Latch Enable (R - L)
DIRN	LSB/MSB Selection on 9 bit side
RESET	System Reset

**ABSOLUTE MAXIMUM RATINGS <sup>(1)</sup>**

SYMBOL	RATING	VALUE	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to 7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	°C
I <sub>OUT</sub>	DC Output Current	50	mA

**NOTE:**

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

GRADE	AMBIENT TEMPERATURE	GND	V <sub>CC</sub>
Commercial	0°C to +70°C	0V	50V ±10%

**RECOMMENDED DC OPERATING CONDITIONS**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>CC</sub>	Commercial Supply Voltage	4.5	5	5.5	V
GND	Supply Voltage	0	0	0	V
V <sub>IH</sub> <sup>(1)</sup>	Input High Voltage Commercial	2	-	-	V
V <sub>IL</sub> <sup>(1)</sup>	Input Low Voltage Commercial	-	-	0.8	V

**NOTE:**

- 1.5V undershoots are allowed for 10ns once per cycle.

**DC ELECTRICAL CHARACTERISTICS**(Commercial: V<sub>CC</sub> = 5.0V ±10%, T<sub>A</sub> = 0°C to +70°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
I <sub>L1 LEFT</sub>	Leakage Current Left	-10	10	μA
I <sub>L1 RIGHT</sub>	Leakage Current Right	-40	40	μA
I <sub>CC1</sub>	Ave. V <sub>CC</sub> Supply Current	-	680 <sup>(1)</sup>	mA
I <sub>CC2</sub>	Ave. Standby Current	-	130	mA
I <sub>CC3</sub>	Power Down Current	-	90	mA
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -2mA	2.4	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = -8mA	0.4	V

**NOTE:**

- I<sub>CC1</sub> = 780mA at 45ns.

**CAPACITANCE (T<sub>A</sub> = +25°C, f = 1.0MHz)**


SYMBOL	PARAMETER <sup>(1)</sup>	CONDITIONS	TYP.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	15	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	25	pF

**NOTE:**

- This parameter is sampled and not 100% tested.

**AC ELECTRICAL CHARACTERISTICS**(Commercial:  $V_{CC} = 5.0V \pm 10\%$ ,  $T_A = 0^\circ C$  to  $+70^\circ C$ )


SYMBOL	PARAMETER	7MB2002S45		7MB2002S60		7MB2002S75		7MB2002S90		7MB2002S130		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<b>READ CYCLE</b>												
$f_s$	Frequency Shift	–	18	–	13	–	11	–	9	–	7	MHz
$t_{RC}$	Read Cycle Time	55	–	75	–	90	–	110	–	150	–	ns
$t_A$	Access Time	–	45	–	60	–	75	–	90	–	130	ns
$t_{RR}$	Read Recovery Time	10	–	15	–	15	–	20	–	20	–	ns
$t_{RPW}$	Read Pulse Width	45	–	60	–	75	–	90	–	130	–	ns
$t_{DV}$	Data Valid from Read Pulse High	5	–	5	–	5	–	5	–	5	–	ns
$t_{REF}$	Read Low to Empty Flag Low	–	45	–	60	–	75	–	75	–	75	ns
$t_{RFF}$	Read High to Full Flag High	–	45	–	60	–	75	–	75	–	75	ns
$t_{RLZ}$	Read Low to Data Low Z	5	–	10	–	10	–	10	–	10	–	ns
$t_{RHZ}$	Read High to Data High Z	–	30	–	40	–	40	–	40	–	40	ns
<b>WRITE TIMING</b>												
$t_{WC}$	Write Cycle Time	55	–	75	–	90	–	110	–	150	–	ns
$t_{WPW}$	Write Pulse Width	45	–	60	–	75	–	90	–	130	–	ns
$t_{WR}$	Write Recovery Time	10	–	15	–	15	–	20	–	20	–	ns
$t_{DS}$	Data Set-up Time	20	–	32	–	32	–	42	–	42	–	ns
$t_{DH}$	Data Hold Time	0	–	5	–	10	–	10	–	10	–	ns
$t_{WEF}$	Write High to Empty Flag High	–	45	–	60	–	75	–	75	–	75	ns
$t_{WFF}$	Write Low to Fall Flag Low	–	45	–	60	–	75	–	75	–	75	ns
<b>RESET TIMING</b>												
$t_{RSC}$	Reset Cycle Time	50	–	70	–	85	–	105	–	145	–	ns
$t_{RS}$	Reset Pulse Width	40	–	55	–	70	–	85	–	125	–	ns
$t_{RSS}$	Reset Set-up Time	40	–	55	–	70	–	85	–	125	–	ns
$t_{RSR}$	Reset Recovery Time	10	–	15	–	15	–	20	–	20	–	ns
$t_{OHZ}$	$\overline{OE}$ High to Data High Z	–	23	–	31	–	40	–	40	–	40	ns
$t_{OLZ}$	$\overline{OE}$ Low to Data Low Z	–	23	–	31	–	40	–	40	–	40	ns
$t_{OE}$	$\overline{OE}$ Low to Valid Data	–	26	–	36	–	50	–	50	–	50	ns
$t_{RSF}$	Reset Empty/Full Flag	–	55	–	75	–	90	–	110	–	150	ns



**NOTES:**

1. EF and FF may change status during Reset, but flags will be valid at  $t_{RSC}$ .
2. W and R =  $V_{IL}$  around the rising edge of RS.

**Figure 1. Reset**



**Figure 2. Asynchronous Write and Read Operation**




Figure 3. Full Flag from Last Write to First Read




Figure 4. Empty Flag from Last Read to First Write




Figure 5. Output Enable Timing

**AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2




Figure 1. Output Load




Figure 2. Output Load (for  $t_{OLZ}$ ,  $t_{OHZ}$ )

\* Includes jig and scope capacitances.

**ORDERING INFORMATION**

