

## *ASSP Image Processing*

**BIPOLAR**

# **A/D Converter**

**(1-channel, 8-bit low-power model with built-in clamp circuit)**

# **MB40568**

### ■ DESCRIPTION

The MB40568 is an all-parallel (flash type) A/D converter for 8-bit video applications, and uses high-speed bipolar process technology for low-power consumption and high-speed conversion.


This A/D converter is capable of converting analog signals into digital signals at a rate of DC to 20 MSPS (megasamples per second). Additional circuitry including a clamp circuit and reference voltage generator circuits are build in, to make the MB40568 ideally suited for video signal processing.

### ■ FEATURES

- Resolution: 8 bits
- Linearity error:  $\pm 0.15$  % typ.
- Maximum conversion rate: 20 MSPS min.
- Analog input voltage: 0 to 3 V in 2  $V_{P-P}$  (clamp circuit)  
3 to 5 V (without clamp circuit)
- Digital input/output level: TTL Levels
- Power supply voltage: +5 V single power supply
- Power dissipation: 200 mW typ.


### ■ PACKAGES

22-pin Plastic SK-DIP



(DIP-22P-M04)


24-pin Plastic SOP



(FPT-24P-M02)

# MB40568

## PIN ASSIGNMENTS



## PIN DESCRIPTIONS

Pin no.		Symbol	Function
DIP	SOP		
1, 11	1, 11	D.GND	Ground pin Should be connected to the analog system ground.
2 to 9	2 to 9	D <sub>8</sub> to D <sub>1</sub>	Digital signal output pin
10	10	CLK	Clock input pin
12, 22	12, 24	A.GND	Ground pin Should be connected to the analog system ground.
13, 21	13, 23	V <sub>CCD</sub>	Power supply voltage input pin Also functions as V <sub>CCA</sub> power supply, and should be in the same voltage level as V <sub>CCA</sub> pin.
14, 20	14, 22	V <sub>CCA</sub>	Power supply voltage input pin Also functions as V <sub>CCD</sub> power supply, and should be in the same voltage level as V <sub>CCD</sub> pin.
15	15	V <sub>INC</sub>	Clamp circuit input pin The clamp circuit is a diode-clamp type sync chip clamp circuit. Should be shorted to ground if the clamp circuit is not used.
16	16	V <sub>OUTC</sub>	Clamp circuit output pin A capacitor of at least 1 μF should be connected between this pin and the V <sub>CLMP</sub> pin. Should be left open if the clamp circuit is not used.

(Continued)


(Continued)

Pin no.		Symbol	Function
DIP	SOP		
17	17	V <sub>CLMP</sub>	Clamp voltage output pin A capacitor of at least 1 $\mu$ F should be connected between this pin and the V <sub>OUTC</sub> pin. Should be left open if the clamp circuit is not used.
18	18	V <sub>INA</sub>	Analog signal input pin
19	—	V <sub>RB</sub>	Analog reference voltage pin In the DIP model, this pin is internally connected to the reference circuit. Always be sure that a capacitor is connected immediately next to the IC, between this pin and the ground. The capacitor must be at least 1 $\mu$ F with excellent frequency characteristics.
—	19	V <sub>RM</sub>	Reference voltage monitor pin Set to the midpoint of resistance between V <sub>CCA</sub> and V <sub>RB</sub> . Should be left open in normal use.
—	20	V <sub>REF</sub>	Reference voltage output pin Should be left open when no reference voltage source is used.
—	21	V <sub>RB</sub>	Analog reference voltage input pin When an internal reference voltage source is used, this pin should be shorted to the V <sub>REF</sub> pin. In this case, always be sure that a capacitor is connected immediately next to the IC, between this pin and the ground. The capacitor must be at least 1 $\mu$ F with excellent frequency characteristics. When an external reference voltage source is used, this pin will carry a current of up to 8.5 mA, therefore it is necessary to use a voltage source with sufficient sync capacity. A capacitor connection should also be used similar to that used with internal reference voltage sources.


# MB40568

## ■ BLOCK DIAGRAMS

### 1. SK-DIP



## 2. SOP



# MB40568

## ■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Rating	Unit
Power supply voltage	$V_{CCA}, V_{CCD}$	-0.5 to +7.0	V
Digital input voltage	$V_{IND}$	-0.5 to +7.0	V
Analog input voltage	$V_{INA}$	-0.5 to $V_{CC} + 0.5$	V
Analog reference voltage*	$V_{RB}$	-0.5 to $V_{CC} + 0.5$	V
Clamp circuit input voltage	$V_{INC}$	-0.5 to $V_{CC} + 0.5$	V
Storage temperature	$T_{stg}$	-55 to +125	°C

\* : Package : SOP

$$V_{CCA} = 2.0 \pm 0.1 \text{ V}, V_{RB} = 2.0 \pm 0.1 \text{ V}$$

**WARNING:** Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value			Unit
		Min.	Typ.	Max.	
Power supply voltage* <sup>1</sup>	$V_{CCA}, V_{CCD}$	4.75	5.00	5.25	V
Analog input voltage	$V_{INA}$	$V_{RB}$	—	$V_{CCA}$	V
Analog reference voltage* <sup>2</sup>	$V_{RB}$	2.75	3	3.25	V
Clamp circuit input voltage* <sup>3</sup>	$V_{INC}$	0	—	3	V
Clamp capacitance	$C_{CLMP}$	1	—	—	μF
Digital high-level output voltage	$I_{OH}$	-400	—	—	μA
Digital low-level output voltage	$I_{OL}$	—	—	1.6	mA
Clock pulse width at high-level	$t_{w^+}$	22.5	—	—	ns
Clock pulse width at low-level	$t_{w^-}$	22.5	—	—	ns
Operating temperature	Top	0	—	70	°C

\*1:  $V_{CCA}$  and  $V_{CCD}$  must be used in the same voltage level.

\*2: Package : SOP

$$V_{CCA} = 2.0 \pm 0.1 \text{ V}, V_{RB} = 2.0 \pm 0.1 \text{ V}$$

\*3:  $V_{INC}$  must have an amplitude of  $V_{CCA} - V_{CLMP}$ .

## ■ ELECTRIC CHARACTERISTICS

### 1. DC Characteristics

#### (1) Analog DC Characteristics

( $V_{CCA} = V_{CCD} = 4.75$  to  $5.25$  V,  $T_a = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ )

Parameter	Symbol	Value			Unit	Remarks
		Min.	Typ.	Max.		
Resolution	—	—	—	8	bits	
Linearity error*	LE	—	$\pm 0.15$	$\pm 0.3$	%	DC Accuracy
Equivalent analog input resistance	$R_{INA}$	300	—	—	$k\Omega$	$R_{INA} = \frac{V_{CCA} - V_{RB}}{I_{IHA} - I_{ILA}}$
Analog input capacitance	$C_{INA}$	—	40	50	pF	$f_{INA} = 1\text{MHz}$
Analog high-level input current	$I_{IHA}$	—	—	45	$\mu\text{A}$	$V_{INA} = V_{CCA}$
Analog low-level input current	$I_{ILA}$	—	—	40	$\mu\text{A}$	$V_{INA} = V_{RB}$
Clamp circuit input current	$I_{INC}$	-600	-200	—	$\mu\text{A}$	$V_{INC} = 0\text{V}$
Reference voltage	$V_{RB}$	$0.6 \times V_{CC}$ -0.1	$0.6 \times V_{CC}$	$0.6 \times V_{CC}$ +0.1	V	SK-DIP22P package
	$V_{REF}$					SOP24P package Short between $V_{REF}$ and $V_{RB}$
Clamp voltage	$V_{CLMP}$	—	$V_{RB} + 0.2$	—	V	
Reference current	$I_{RB}$	-8.5	-5.5	-3.0	mA	SOP24P package

\* :  $V_{CCA} = V_{CCD} = 5.00$  V,  $T_a = +25^\circ\text{C}$

#### (2) Digital DC Characteristics

( $V_{CCA} = V_{CCD} = 4.75$  to  $5.25$  V,  $T_a = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ )

Parameter	Symbol	Value			Unit	Remarks
		Min.	Typ.	Max.		
Digital high-level output voltage	$V_{OH}$	2.7	—	—	V	$I_{OH} = -400\ \mu\text{A}$
Digital low-level output voltage	$V_{OL}$	—	—	0.4	V	$I_{OL} = 1.6\ \text{mA}$
Digital high-level input voltage	$V_{IHD}$	2.0	—	—	V	
Digital low-level input voltage	$V_{ILD}$	—	—	0.8	V	
Maximum input current	$I_{ID}$	—	—	100	$\mu\text{A}$	$V_{ID} = 7\ \text{V}$
High-level input current	$I_{IHD}$	—	0	20	$\mu\text{A}$	$V_{IHD} = 2.7\ \text{V}$
Digital low-level input current	$I_{ILD}$	-100	-10	—	$\mu\text{A}$	$V_{ILD} = 0.4\ \text{V}$
Power supply current	$I_{CC}$	—	40*	85	mA	

\* :  $V_{CCA} = V_{CCD} = 5.00$  V,  $T_a = +25^\circ\text{C}$


# MB40568

## 2. Switching Characteristics


( $V_{CCA} = V_{CCD} = 4.75$  to  $5.25$  V,  $T_a = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ )

Parameter	Symbol	Value			Unit
		Min.	Typ.	Max.	
Maximum conversion rate	$f_s$	20	—	—	MSPS
Digital output delay time	$t_{pd}$	8	15	30	ns

### ■ TIMING DIAGRAM




## ■ TYPICAL CHARACTERISTIC CURVES



(Continued)


# MB40568

(Continued)



(Continued)


(Continued)




# MB40568

## ■ EQUIVALENT CIRCUIT


### 1. Analog Input Equivalent Circuit




### 2. Equivalent Circuit of Clamp Circuit Block




### 3. Equivalent Circuit of Reference Circuit Block



### 4. Digital Input Equivalent Circuit




### 5. Load Circuit for Output Buffer



# MB40568


## ■ LINEARITY ERROR

### 1. Ideal Conversion Characteristics



The values for  $V_{ZT}$  and  $V_{FT}$  are typical values under conditions that  $V_{CCA} = V_{CCD} = 5.000\text{ V}$  and  $V_{RB} = 3.000\text{ V}$ .

2. Actual Conversion Characteristics



# MB40568

## CLAMP CIRCUIT OPERATION


The MB40568's internal clamp circuit is a peak-detection type circuit, which clamps compound synchronized signals using the lowest sync point as clamp voltage ( $V_{CLMP}$ ) (see illustration below).

The clamp voltage is set at  $0.6 \times V_{CC} + 0.2 \text{ V}$  (typical).

If the clamp circuit is not used, the signal pins should be handled as follows:


Pin name	Description
$V_{INC}$	Connect to GND
$V_{OUTC}$	Leave open
$V_{CLMP}$	Leave open

### Clamp Circuit




## ■ TYPICAL CONNECTION EXAMPLES

### 1. On-Chip Input PNP Transistor Utilized



# MB40568

## 2. Input PNP Transistor of Clamp Circuit is Put Externally




**■ ORDERING INFORMATION**

<b>Part number</b>	<b>Package</b>	<b>Remarks</b>
MB40568P-SK	20 pin Plastic SK-DIP (DIP-20P-M04)	
MB40568PF	24 pin Plastic SOP (FPT-24P-M02)	

# MB40568

## ■ PACKAGE DIMENSIONS



(Continued)

(Continued)

