

155Mbps Fiber-Optic PIN Pre-Amplifier with AG

GENERAL DESCRIPTION

The CS6710 is a trans-impedance amplifier with A GC for 155Mbps fiber channel applications. The A GC function allows -39dB to +3dB input dynamic range, thus providing a low cost solution to longer-reach ATM systems.

The CS6710 is fabricated in a standard CMOS process and provided in die form to be assembled with a photodiode into a metal can.

APPLICATIONS

- ◆ Fiber channel
- ◆ SDH/SONET
- ◆ Ethernet

FEATURES

- ◆ 3.3V or 5V operation.
- ◆ 100Ω to 55kΩ single-ended trans-impedance gain with 500Ω termination.
- ◆ Minimal 95MHz bandwidth at maximum gain.
- ◆ On-chip Automatic Gain Control (AGC).
- ◆ Differential outputs drive a high impedance load.
- ◆ Available in die form.
- ◆ Typical input saturation current of 4.5mA.

BLOCK DIAGRAM




Figure-1 Block Diagram

DIE CONNECTION DIAGRAM




Figure-2 Die Diagram

Bare Die Information

Pad No.	Description	X (μm)	Y (μm)
1	GND	-352.00	261.70
2	PADOUTP	-352.00	111.70
3	Vcc	-352.00	-261.70
4	PADPINK	-135.95	-352.00
5	PADPINA	153.95	-360.00
6	VH	352.00	-361.95
7	Vcc	352.00	-261.70
8	PADOUTN	352.00	111.70
9	GND	352.00	261.70

Note: The coordinates start from the center of the die to the center of the pad, and the total die size does not include seal ring and scribe line.

Area A: total chip size in Figure 2 mentioned 803*900.5 um.

Area B: seal ring, 20um/side


Area C: scribe line residue after die saw,

X=17.5±2.5 um/side, Y=17.5±2.5um/side

Actual size after die-saw,

Max: 883*980.5um, Min: 873*970.5um

Chip thickness: 12mil±1mil



PIN DESCRIPTION

Pin Name	Pin No.	Description
GND	1,9	Ground pin. Connect to the most negative supply voltage.
PADOUTP	2	Differential data output pin. This pin goes high when current follow into pin PADPINA.
Vcc	3,7	Power pin. Connect to the most positive supply voltage.
PADPINK	4	Connect to the cathode of the photodiode.
PADPINA	5	Input pin. Connect to the anode of the photodiode.
PADOUTN	8	Differential data output pin. Complementary to pin PADOUTP.
VH	6	Test pin. Measure the voltage of this pin can get the trans-impedance gain. Leave this pin open in typical application circuits.

FUNCTIONAL DESCRIPTION

The CS6710 is a trans-impedance pre-amplifier fabricated in a CMOS process. The CS6710 consists of a trans-impedance amplifier, an AGC control block, an output buffer, and a voltage regulator.

Trans-impedance Amplifier

The trans-impedance amplifier in CS6710 is a high gain, single ended amplifier with a feedback resistor. The minimum differential output swing is 20mV with high impedance load at -39dBm input. The feedback resistor converts the input current to voltage at the output node.

AGC Control Block

The AGC control block changes the feedback resistance in the CS6710 by using a voltage controlled MOS transistor. The AGC control block starts working when the input signal is larger than 1.8 μ A (-30dBm at 0.9 A/W).

Output Buffer

The output of the single-ended amplifier becomes differential signal after going through the output buffer. The output is able to drive a load larger than 500 Ω .

Voltage Regulator

In order to minimize the influence of power supply on noise performance, a voltage regulator is incorporated in the CS6710. Moreover, the external capacitor also reduces the power supply noise at high frequencies.

FUNCTIONAL DIAGRAM








Figure-3


TYPICAL OPERATING CURVE

($T_a=25^\circ\text{C}$, $C_{IN}=1\text{pF}$, data is collected by single-ended output with 500ohm termination).







EYE DIAGRAMS




Input 1uA@3.3V



Input 1uA@5V



Input 100uA@3.3V



Input 100uA@5V

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Rating	Unit
V _{CC}	Power supply	6	V
T _a	Operation ambient temperature range	-40 to +85	°C
T _{STG}	Storage temperature range	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Rating	Unit
V _{CC}	Power supply range	3.0 to 5.5	V
T _a	Ambient temperature range	-40 to +85	°C
C _{IN}	Total capacitance at the PADPINA pin	0.7 to 1.0	pF

ELECTRICAL CHARACTERISTICS (DC)

Symbol	Parameter	Min	Type	Max	Unit
I _{CC}	Supply current	-	22 (3.3V) 24 (5V)	32 (3.3V) 34 (5V)	mA
V _b	PIN bias voltage (PINK-PINA)	1.5	1.65	1.8	V
V _{cm}	Common mode output voltage	-	V _{CC} -2.3 (3.3V) V _{CC} -2.5 (5V)	-	V

R _{out}	Output impedance (single end)	-	50	-	Ω
------------------	-------------------------------	---	----	---	---

ELECTRICAL CHARACTERISTICS (AC)

Symbol	Parameter	Min	Type	Max	Unit
I _n	Input RMS noise, DC to 100MHz	-	7.5	8.5	nA
PIN, min	Optical sensitivity (note 1)	-	-39	-	dBm
PIN, max	Optical saturation (note 1)	-	3	-	dBm
I _{in, max}	Maximum input current (note 1)	3.0	4.5	-	mA
Gain	Maximum Transimpedance gain with no AGC effect@1MHz(note 3) (single-ended) (differential)	45k	55k	65k	Ω
		90k	110k	130k	Ω
	Typical Transimpedance gain over AGC range@1MHz(note 3) (single-ended) (differential)	100	-	55k	Ω
		200	-	110k	Ω
BW	Bandwidth (-3dB)(Note 2)	95	-	-	MHz
BW _(LF)	Small-Signal -3dB Low frequency cutoff	-	-	30	kHz
T _r , T _f	Output rise / fall times (20%~80%)	-	-	2.2	ns
T _{pwd}	Pulse width distortion	-	-	10	%
OS	Overshoot	-	-	10	%
dV _{out}	Differential output voltage (note 3)	-	-	700	mV
T _{agc}	AGC converging time	-	-	0.7	ms
PSRR	Power supply rejection ratio	35	-	-	dB

Note1. With PIN responsivity of 0.9A/W, extinction ratio of 10dB, and BER of 10E-10

Note2. With -39dBm input, 0.9A/W, and C_{IN}=1.0pF

Note3. Output with 500ohm termination

TYPICAL APPLICATION CIRCUIT




Figure-4






Figure-5

TOP VIEW OF TO-46 HEADER



TOP VIEW OF TO-46 HEADER



APPLICATION INFORMATION

Typical application circuit is shown in Figure4. An alternative of the PIN diode is to connect the cathode of the PIN diode to VCC with a decoupling capacitor to ground. This configuration requires one more capacitor connected from PADDINK pin to ground, as shown in Figure5.

LAYOUT CONSIDERATIONS

Noise performance is directly proportional to the total capacitance at the PADDINA pin. Minimise the bond-wire length, and the capacitance of the PIN diode. Figure 6 shows the typical layout of TO-CAN.

ORDERING INFORMATION

Prefix	Part Number	Remark
CS	6710	

DISCLAIMER AND DECLARATION

1. Copyright © 2018 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

- a.) the risk of injury or damage has been minimized;
- b.) the user assume all such risks; and
- c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances.

2. Applications in medical appliances, life support devices system or flight vehicle using ISSI's products are not authorized without express written approval of ISSI.