

## General Information

The GD16507 is a high performance 2.5 Gbit/s 16:1 Multiplexer with on-chip VCO and PLL – system. Designed for use in ITU-T STM16 or SONET OC-48 fiber optic communication systems.

The GD16507 multiplexes sixteen 155 Mbit/s data streams into a single 2.5 Gbit/s data stream output using an external reference clock at 155.52 MHz or 77.6 MHz.

The output bit rate of the GD16507 covers the frequency range 2.3-2.7 GHz depending on the reference clock frequency.

A selectable high-speed data input allows direct 2.5 Gbit/s input to the 2.5 Gbit output (no retiming).

Internal clock synchronisation is provided by an on-chip PLL circuit requiring a simple passive external loop filter. The PLL circuit features an NLDET pin output for simple implementation of a lock detect function, as shown overleaf.

The GD16507 is manufactured in a Silicon Process .

The GD16507 requires a single -5.2 V supply.


## Preliminary

## Features

- SDH STM-16, SONET OC-48 compatible.
- On-chip PLL containing low jitter 2.5 GHz VCO, phase/frequency detector and charge pump.
- PLL lock detect output.
- Single -5.2 V supply operation.
- Differential ECL 2.5 GHz clock and 2.5 Gbit data output.
- Differential ECL compatible data and clock inputs.
- Power dissipation: 1.0 W (typ.).
- Packaged in:
  - 144 ld fpBGA
  - 68 pin MLC

## Applications

- Tele Communications systems:
  - SDH STM-16
  - SONET OC-48
- Data Communications



## **Application Details**

### **PLL Loop Filter and PLL Reset**


Based on GIGA's experience with the PLL in the GD16507, GIGA recommends use of a loop filter, as shown in the figure below. This loop filter is used in the AC production test set-up and has been found to ensure that the jitter performance of GD16507 is within ITU specifications. Loop filter component values TBD.

Resistor (R1) connected between the pins PFCO and VCTL, helps to linearise the current source in the charge pump.

Resistor (R2) and capacitor (C1) comprise the loop filter. These components have been shown to give optimum PLL performance under test, with jitter well within the specifications. The optimum choice of component values with regard to jitter is affected by the reference clock phase-noise performance.

### **Lock Detect Circuit**

A simple PLL lock detect function can be implemented by 3 external components (R3, C3 and ST1), comprising a low-pass filter followed by a Schmitt trigger, as shown in the figure below.



**Figure 1. PLL Loop Filter**

For noise and jitter reasons it is very important that C1 is connected to VDD/VDDA in close proximity of the VCTL pin.

## Pin List

Mnemonic:	Pin Number 144EA      68BA		Pin Type:	Description:
DIP0, DIN0	A7, B7	8, 7	ECL IN	
DIP1, DIN1	A8, B8	11, 10		Differential data inputs. Shifted to the serial output starting with DI15, followed by DI14, DI13....
DIP2, DIN2	A9, B9	13, 12		
DIP3, DIN3	A10, B10	16, 15		
DIP4, DIN4	A12, B12	20, 19		
DIP5, DIN5	C12, D11	23, 22		
DIP6, DIN6	D12, E11	25, 24		
DIP7, DIN7	E12, F11	28, 27		
DIP8, DIN8	H12, J12	33, 32		
DIP9, DIN9	L12, K12	37, 36		
DIP10, DIN10	M11, M12	40, 39		
DIP11, DIN11	M10, L10	42, 41		
DIP12, DIN12	M9, L9	45, 44		
DIP13, DIN13	M8, L9	47, 46		
DIP14, DIN14	M7, L7	50, 49		
DIP15, DIN15	M6, L6	54, 53		
SIP, SIN	C1, D1	63, 62	CML IN	Differential serial input. High speed self-terminating input to be used in conjunction with GD16504 for remote/line loop back.
REFCK, REFCN	A1, A2	67, 66	ECL IN	Reference clock differential input for PLL.
SEL1	G1	N/A	ECL IN	Select signal for reference clock frequency. When high, 155.52 MHz is selected; when low, 77.76 MHz. Bonded high for 155.52 MHz option in 68BA version.
SEL2 SEL3	B2 H11	6 N/A	ECL IN	Phase relation select between positive going edge of CKOUT and sample time of input data:  SEL3, SEL2 1      1 $T_{DEL} = 0^\circ$ 1      0 $T_{DEL} = 90^\circ$ 0      1 $T_{DEL} = 180^\circ$ 0      0 $T_{DEL} = 270^\circ$  SEL3 is bounded high in 68BA version.
SEL4	M4	35	ECL IN	Select between MUX or Serial Input as source for the output buffer. When high, MUX is selected; low, Serial Input.
VCTL	A4	2	Anl. IN	VCO voltage control input.
TCK		64	ECL IN	Test clock input. Replaces the VCO as clock source when SELTCK is set to high.
SOP, SON	J1, K1	57, 56	ECL OUT	Differential Serial Output, 2.488 Gbit/s.
FCK, FCKN	F1, G1	58, 59	ECL OUT	Differential Serial Clock Output, 2.5 GHz.
CKOUT, CKOUN	F12, G12	29, 30	ECL OUT	155.52 MHz subdivided VCO-clock. Phase relation between this output and sample point of input data configurable by SEL2, 3.
PFCO	A5	3	Anl. OUT	Phase/ frequency comparator output. Changes between Drive High - Tristate - Drive Low according to VCO phase and freq. with respect to REFCK.
NLDET	B6	6	Anl. OUT	Inverted Lock Detect output. Refer to Figure 1 on page 2 for connection.
SELTCK	J11	17	ECL IN	Select TCK for Clock input. For DC test only. Connect to VEE for normal operation.
VDD	B1, C2, D2, D4..D9, E1, E2, E4..9, F2, F4..9, G2, G4..9, H1, H2, H4..H9, J2, J4..9, K2, L1	4, 9, 14, 21, 26, 31, 38, 43, 48, 55, 60, 65	PWR	0 V Power for core and ECL I/O.

Mnemonic:	Pin Number 144EA      68BA		Pin Type:	Description:
VEE	C3..9, D3, D10, E3, E10, F3, F10, G3, G10, H3, H10, J3, J10, K3..9, M3	34, 52	PWR	-5 V Power for core and ECL I/O.
VDDA	B4, B5	1	PWR	0 V Power for VCO.
VEEA	A3, A6	18, 68	PWR	-5 V Power for VCO.
NC	A11, B11, C11, K10, K11, L2..5, L11, M1, M2	5, 51	NC	Not connected.

## Package Pinout




Figure 2. Package Pinout - 144EA, Top View

**Note:** Please note that this pinout is under design and can be changed.




Figure 3. Package Pinout - 68BA, Top View

## **Maximum Ratings**

These are the limits beyond which the component may be damaged.

All voltages in the table are referred to VDD (Ground).

All currents in the table are defined positive out of the pin.

<b>Symbol:</b>	<b>Characteristic:</b>	<b>Conditions:</b>	<b>MIN.:</b>	<b>TYP.:</b>	<b>MAX.:</b>	<b>UNIT:</b>
$V_{EE}, V_{EEA}$	Power Supply		-7		0	V
$V_o$	Applied Voltage (all outputs )		$V_{EE} - 0.5$		0.5	V
$I_o ECL$	Output Current ECL		-10		40	mA
$I_o NLDET$	Output Current NLDET		-3		8	mA
$V_i$	Applied Voltage		$V_{EE} - 0.5$		0.5	V
$V_{IO ESD}$	ESD I/O Sensitivity	Note 1		$\pm 500$		V
$I_i ECL$	Input Current ECL		-1		1	mA
$T_o$	Operating Temperature	Channel	-55		+150	°C
$T_s$	Storage Temperature		-65		+175	°C

**Note 1:** Human body model (100 pF, 1500 Ω) MIL 883 standard. Actual ESD level TBD.

## DC Characteristics

$T_{CASE} = 0 \text{ }^{\circ}\text{C}$  to  $85 \text{ }^{\circ}\text{C}$ ,  $V_{EE} = -5.4 \text{ V}$  to  $-5.0 \text{ V}$

All voltages in the table are referred to VDD.

All input signal and power currents in the table are defined positive into the pin.

All output signal currents are defined positive out of the pin.

Symbol:	Characteristic:	Conditions:	MIN.:	TYP.:	MAX.:	UNIT:
$V_{EE}$	Supply Voltage		-5.4	-5.2	-5.0	V
$I_{EE}$	Supply Current			200	250	mA
$P_{DISS}$	Power Dissipation			1000		mW
$V_{IH\ ECL}$	ECL Input HI Voltage		-1.1		-0.7	V
$V_{IL\ ECL}$	ECL Input LO Voltage	Note 2	$V_{EE}$		-1.5	V
$V_{IH\ SEL4}$	ECL SEL4 input HI Voltage		-1.1		0	V
$V_{IL\ SEL4}$	ECL SEL4 input LO Voltage	Note 1	$V_{EE}$		-1.5	V
$I_{IH\ ECL}$	ECL Input HI Current	$V_{IH\ max}$			10	mA
$I_{IL\ ECL}$	ECL input LO Current	$V_{IL\ min}$			-10	mA
$V_{OH\ ECL}$	ECL Output HI Voltage	Note 2, 3	-1.0		-0.5	V
$V_{OL\ ECL}$	ECL Output LO Voltage	Note 2, 3	$V_{TT}$		-1.6	V
$I_{OH\ ECL}$	ECL Output HI Current	Note 4	20	23	30	mA
$I_{OL\ ECL}$	ECL Output LO Current	Note 4	-2	5	8	mA
$V_{OH\ NLDET}$	NLDET Output HI Voltage		-1.2		0	V
$V_{OL\ NLDET}$	NLDET Output LO Voltage		$V_{EE}$		$V_{EE}+1.2$	V
$I_{OH\ NLDET}$	NLDET Output HI Current		1			mA
$I_{OL\ NLDET}$	NLDET Output LO Current		-1			mA
$V_{CTL}$	VCO Control Voltage	$I_{VCTL} < 30 \mu\text{A}$	$V_{EE}$		-0.5	V
$I_{OH\ PFCO}$	PFCO	Note 5	100	500		$\mu\text{A}$
$I_{OL\ PFCO}$	PFCO	Note 5		-500	-100	$\mu\text{A}$

**Note 1:**  $V_{EE} = -5.0 \text{ V}$ .

**Note 2:**  $V_{TT} = -2.0 \text{ V} \pm 5 \text{ \%}$ .

**Note 3:**  $R_{load} = 50 \Omega$  to  $V_{TT}$ .

**Note 4:** Not tested, consistent with  $V_{OH}$  and  $V_{OL}$  tests.

**Note 5:** Output terminated to  $-2.5 \text{ V}$  during test.

## AC Characteristics

$T_{CASE} = 0^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ ,  $V_{EE} = -5.5\text{ V}$  to  $-4.95\text{ V}$ .




Figure 4. DI0..DI15 Data Input Set-up and Hold with Respect to CKOUT. Only options 1,1 and 1,0 (\*) are available in 68BA.

Symbol:	Characteristic:	Conditions:	MIN.:	TYP.:	MAX.:	UNIT:
$J_{Gen}$	Jitter Generation	$12\text{ kHz} < f_c < 20\text{ MHz}$ (Note 1)			0.5	$\text{UI}_{16,\text{p-p}}$
$J_{Trf}$	Jitter Transfer	$12\text{ kHz} < f_c < 2\text{ MHz}$ (Note 2)		0.08	0.1	dB
$J_{Clk}$	Output Clock Intrinsic Jitter	$5\text{ kHz} < f < 1\text{ MHz}$ (Note 3) $1\text{ MHz} < f < 20\text{ MHz}$ (Note 3)			0.125 0.05	$\text{UI}_{16,\text{p-p}}$ $\text{UI}_{16,\text{p-p}}$
$T_{LH\ OD}$	High speed ECL output rise time $50\ \Omega$	20 – 80 % (Note 4)				ps
$T_{HL\ OD}$	High speed ECL output fall time $50\ \Omega$	80 – 20 % (Note 4)				ps
$T_{LH\ Clock}$	CKOUT/ CKOUN rise time	20 – 80 %, $25\ \Omega$ to $-2\text{ V}$	350	700		ps
$T_{THL\ Clock}$	CKOUT/ CKOUN fall time	80 – 20 %, $25\ \Omega$ to $-2\text{ V}$	350	700		ps
$T_{LH\ ECL}$	ECL Output rise time	20 – 80 %, $50\ \Omega$ to $-2\text{ V}$	350	700		ps
$T_{THL\ ECL}$	ECL Output fall time	80 – 20 %, $50\ \Omega$ to $-2\text{ V}$	350	700		ps
$C_{DUTY\ REFCK}$	REFCK clock duty cycle	$V_{\text{Thresh.}} = -1.3\text{ V}$	40		60	%
$C_{DUTY\ CKOUT}$	Output clock duty cycle	$V_{\text{Thresh.}} = -1.3\text{ V}, 25\ \Omega$ to $-2\text{ V}$	45		55	%
$C_{DUTY\ CKOUT}$	Differential output clock duty cycle	Note 5	49.0	50.0	51.0	%
$T_{su}$	DIN set-up from CKOUT	SEL3/2: 1,1	-1600			ps
$T_{ho}$	DIN hold from CKOUT	SEL3/2: 1,1			-400	ps
$F_{REFCK}$	REFCK, REFCN input freq.	SEL1 = 1 SEL1 = 0	144 72	155.5 77.76	163 81.5	MHz MHz
$F_{SOP, SON}$	Open Collector Output Bit Rate		2.3	2.488	2.6	Gbit/s
$F_{VCO}$	VCO Frequency Range		2.3		2.6	GHz
$K_{VCO}$	VCO Gain Constant	Measured at operating point		250		MHz/V
$N_{\text{Parallel - Serial}}$	no. of bits stored in pipe-lines				40	bits

**Note 1:**  $\text{UI}_{16} = 402\text{ps}$ .

**Note 2:** Transfer Jitter =  $20\log J_{SOP}/J_{REFCK}$  within freq. range.  $f_c$  is loop filter dependant, see figure. The choice of  $f_c$  is a trade off between Jitter Transfer reduction and VCO Phase Noise Suppression. Through careful filter design, loop peaking may be controlled, which is the major contribute to Jitter Transfer.

**Note 3:** In the absence of input jitter, the intrinsic jitter at CKOUT as measured over a 60 seconds interval shall not exceed these limits.

**Note 4:**  $R_{load} = 50\ \Omega$  to  $VDD$ ,  $I_{LD} = 20\text{ mA}$ .

**Note 5:** Measured in a “perfect” differential environment.

## Package Outline




Figure 5. Package outline - 144EA. All dimensions are in mm.




Figure 6. Package outline - 68BA. All dimensions are in mm.

## Device Marking



Figure 7. Device marking - 68BA, Top view.

## Ordering Information

Product Name:	Package Type:	Case Temperature Range:	Options:
<b>GD16507-144EA</b>	144 fpBGA	0..85 °C	
<b>GD16507-68BA</b>	68 pin MLC	0..85 °C	



Mileparken 22, DK-2740 Skovlunde  
Denmark  
Telephone : +45 4492 6100  
Telefax : +45 4492 5900  
E-mail : [sales@giga.dk](mailto:sales@giga.dk)  
Web site : <http://www.giga.dk>

Please check our Internet web site  
for latest version of this data sheet.

The information herein is assumed to be reliable. GIGA assumes no responsibility for the use of this information, and all such information shall be at the users own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. GIGA does not authorise or warrant any GIGA Product for use in life support devices and/or systems.

Distributor:

Copyright © 1999 GIGA A/S  
All rights reserved

GD16507, Data Sheet Rev. 03 - Date: 26 March 1999