

# HN62W4116 Series

## 16M (1M x16-bit) and (2M x 8-bit) Mask ROM

### ■ DESCRIPTION

The Hitachi HN62W4116 is a 16-Megabit CMOS Mask Programmable Read Only Memory organized as 1,048,576 x 16-bit and 2,097,152 x 8-bit.

The HN62W4116 is capable of operating down to 3.0V, which makes it ideal for battery powered, portable systems. In addition, the high density provides enough capacity to be used as a character generator in laser printers.





Hitachi's HN62W4116 is offered with JEDEC-Standard pinouts in 42-pin Plastic DIP, 44-lead Plastic SOP and 48-lead Plastic TSOP packages. The HN62W4116 is also packaged in a 48-lead Plastic SOP.

### ■ FEATURES


- Single Power Supply:  
 $V_{CC} = 3.0V$  to 5.5V
- Fast Access Times:  
300 ns (max)
- Low Power Consumption:  
Active Current: 275 mW (typ)  
Standby Current: 5  $\mu$ W (typ)
- User Selectable Organization:  
1M x 16-bit (Word-Wide)  
2M x 8-bit (Byte-Wide)  
Switchable with BHE pin
- TTL-Compatible Inputs and Outputs
- Three-State Data Outputs
- Pin Arrangements:  
JEDEC Standard Word-Wide/Byte-Wide Pinout
- Packages:  
42-pin Plastic DIP  
44-lead Plastic SOP  
48-lead Plastic SOP  
48-lead Plastic TSOP (Type II)

### ■ ORDERING INFORMATION

Type No.	Access Time	Package
HN62W4116P	300 ns	42-pin Plastic DIP (DP-42)
HN62W4116FB	300 ns	44-lead Plastic SOP (FP-44D)
HN62W4116F	300 ns	48-lead Plastic SOP (FP-48DA)
HN62W4116TA	300 ns	48-lead Plastic TSOP (TTP-48D)



■ BLOCK DIAGRAM



(BD.HN624116L)


- Notes: 1. \* : A<sub>1</sub> is the Least Significant Address bit in Byte-Wide Mode.  
 2. BHE=V<sub>IH</sub> : 16-bit (D<sub>15</sub> - D<sub>0</sub>)  
 BHE=V<sub>IL</sub> : 8-bit (D<sub>7</sub> - D<sub>0</sub>)  
 When BHE is low, D<sub>14</sub> - D<sub>8</sub> are in high impedance states.

■ PIN DESCRIPTION

Pin Name	Function
A <sub>0</sub> - A <sub>19</sub>	Address
A <sub>1</sub>	Address (Word-Wide)
D <sub>0</sub> - D <sub>15</sub>	Output
$\overline{\text{CE}}$	Chip Enable
$\overline{\text{OE}}$	Output Enable
BHE	Byte Enable
V <sub>CC</sub>	Power Supply
V <sub>SS</sub>	Ground
NC	No Connection

# HN62W4116 Series

## PIN ARRANGEMENT



4496203 0025338 615

**HITACHI**

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage <sup>1</sup>	V <sub>CC</sub>	-0.3 to +7.0	V
All Input and Output Voltage <sup>1</sup>	V <sub>T</sub>	-0.3 to V <sub>CC</sub> + 0.3	V
Operating Temperature Range	T <sub>OPR</sub>	0 to +70	°C
Storage Temperature Range	T <sub>STG</sub>	-55 to +125	°C
Temperature Under Bias	T <sub>BIAS</sub>	-20 to +85	°C

Note: 1. Relative to V<sub>SS</sub>.

■ CAPACITANCE

(V<sub>CC</sub> = 3.0 to 5.5V, V<sub>SS</sub> = 0V, T<sub>a</sub> = 25°C, V<sub>IN</sub> = 0V, f = 1MHz)

Item	Symbol	Min.	Typ.	Max.	Unit
Input Capacitance <sup>1</sup>	C <sub>IN</sub>	-	-	15	pF
Output Capacitance <sup>1</sup>	C <sub>OUT</sub>	-	-	15	pF

Note: 1. This parameter is sampled and not 100% tested.

■ DC ELECTRICAL CHARACTERISTICS FOR READ OPERATION

(V<sub>CC</sub> = 3.0 to 5.5V, V<sub>SS</sub> = 0V, T<sub>a</sub> = 0 to +70°C)

Item	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Input Leakage Current	I <sub>LI</sub>	-	-	10	μA	V <sub>IN</sub> = 0 to V <sub>CC</sub>
Output Leakage Current	I <sub>LO</sub>	-	-	10	μA	$\overline{CE} = 2.2V, V_{OUT} = 0 \text{ to } V_{CC}$
Operating V <sub>CC</sub> Current	I <sub>CC</sub>	-	-	65	mA	V <sub>CC</sub> = 5.5V, I <sub>DOUT</sub> = 0mA, t <sub>RC</sub> = min.
				35	mA	V <sub>CC</sub> = 3.5V, I <sub>DOUT</sub> = 0mA, t <sub>RC</sub> = Min.
Standby V <sub>CC</sub> Current	I <sub>SB</sub>	-	-	30	μA	V <sub>CC</sub> = 5.5V, $\overline{CE} \geq V_{CC} - 0.2V$
Input Voltage	V <sub>IH</sub>	2.2	-	V <sub>CC</sub> +0.3	V	
	V <sub>IL</sub>	-0.3	-	0.8	V	
Output Voltage	V <sub>OH</sub>	2.4	-	-	V	I <sub>OH</sub> = -205 μA
	V <sub>OL</sub>	-	-	0.4	V	I <sub>OL</sub> = 1.6 mA

3

## ■ AC ELECTRICAL CHARACTERISTICS FOR READ OPERATION

( $V_{CC} = 3.0$  to  $5.5V$ ,  $V_{SS} = 0V$ ,  $T_a = 0$  to  $+70^{\circ}C$ )

### Test Conditions


- Input pulse levels: 0.8 / 2.4V
- Input rise and fall times:  $\leq 10$  ns
- Output load: 1 TTL Gate + CL = 100 pF (Including jig capacitance)
- Input/Output Timing Reference level: 1.5 V

Item	Symbol	HN62W4116		Test Unit
		Min.	Max.	
Read Cycle Time	$t_{RC}$	300		ns
Address Access Time	$t_{AA}$	-	300	ns
Chip Enable Access Time	$t_{ACE}$	-	300	ns
Output Enable Access Time	$t_{OE}$	-	150	ns
BHE Access Time	$t_{BHE}$	-	300	ns
Output Hold Time from Address Change	$t_{DHA}$	0	-	ns
Output Hold Time from Chip Enable	$t_{DHC}$	0	-	ns
Output Hold Time from Output Enable	$t_{DHO}$	0	-	ns
Output Hold Time from BHE	$t_{DHB}$	0	-	ns
Chip Enable to Output in High-Z <sup>1</sup>	$t_{CHZ}$	-	100	ns
Output Enable to Output in High-Z <sup>1</sup>	$t_{OHZ}$	-	100	ns
BHE to Output in High-Z <sup>1</sup>	$t_{BHZ}$	-	100	ns
Chip Enable to Output in Low-Z	$t_{CLZ}$	10	-	ns
Output Enable to Output in Low-Z	$t_{OLZ}$	10	-	ns
BHE to Output in Low-Z	$t_{BLZ}$	10	-	ns

Note: 1.  $t_{CHZ}$ ,  $t_{OHZ}$ , and  $t_{BHZ}$  are defined as the time at which the output becomes an open circuit and are not referenced to output voltage levels.

■ READ TIMING WAVEFORM


Word Mode (BHE = V<sub>ih</sub>) or Byte Mode (BHE = V<sub>il</sub>)



(TD.R.HN624116L)

- Note:
1.  $t_{DHA}$ ,  $t_{DHC}$ ,  $t_{DHO}$  are determined by the faster time.
  2.  $t_{AA}$ ,  $t_{ACE}$ ,  $t_{OEHZ}$  are determined by the slower time.
  3.  $t_{CLZ}$ ,  $t_{OLZ}$  are determined by the slower time.

Word Mode/ Byte Mode Switch



(TD.RI.HN624116L)

- Note:
1. If  $\overline{CE}$  and  $\overline{OE}$  are enabled,  $A_{15}$  to  $A_0$  are valid.
  2.  $D_{15}/A_{15}$  pin is in the output state when BHE is high,  $\overline{CE}$  and  $\overline{OE}$  are enabled. Therefore, the input signals of opposite phase to the output must not be applied to them.