


HD74HC680 ● 12-bit Address Comparator

The HD74HC680 address comparator simplifies addressing of memory boards and/or other peripheral devices. The four P inputs are normally hard wired with a preprogrammed address. An internal decoder determines what input information applied to the 12 A inputs must be low or high to cause a low state at the output (Y). For example, a positive-logic bit combination of 0111 (decimal 7) at the P input determines that inputs A₁ through A₇ must be low and that inputs A₈ through A₁₂ must be high to cause the output to go low. Equality of the address applied at the A inputs to the preprogrammed address is indicated by the output being low.

The HD74HC680 features a transparent latch and a latch enable input (C). When C is high, the device is in the transparent mode. When C is low, the previous logical state of Y is latched.

■ PIN ARRANGEMENT




(Top View)

■ FEATURES

- High Speed Operation
- High Output Current: Fanout of 10LSTTL Loads
- Wide Operating Voltage: $V_{CC}=2\sim 6V$
- Low Input Current: $1\mu A$ max.
- Low Quiescent Supply Current: $I_{CC}(\text{static})=4\mu A$ max. ($T_a=25^\circ C$)

■ LOGIC DIAGRAM



HD74HC680

FUNCTION TABLE

C	Inputs												Output Y				
	P ₃	P ₂	P ₁	P ₀	A ₁	A ₂	A ₃	A ₄	A ₅	A ₆	A ₇	A ₈		A ₉	A ₁₀	A ₁₁	A ₁₂
H	L	L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	L
H	L	L	L	H	L	L	L	L	L	L	L	L	L	L	L	L	L
H	L	L	H	L	L	L	H	H	H	H	H	H	H	H	H	H	L
H	L	L	H	H	L	L	L	L	L	L	L	L	L	L	L	L	L
H	L	H	L	L	L	L	L	L	H	H	H	H	H	H	H	H	L
H	L	H	L	H	L	L	L	L	L	L	L	L	L	L	L	L	L
H	L	H	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L
H	L	H	H	H	L	L	L	L	L	L	L	L	L	L	L	L	L
H	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
H	H	L	L	H	L	L	L	L	L	L	L	L	L	L	L	L	L
H	H	L	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L
H	H	L	H	H	L	L	L	L	L	L	L	L	L	L	L	L	L
H	H	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
H	H	H	L	H	X	X	X	X	X	X	X	X	X	X	X	X	H
H	H	H	H	L	X	X	X	X	X	X	X	X	X	X	X	X	H
H	H	H	H	H	X	X	X	X	X	X	X	X	X	X	X	X	H
H	H	H	H	H	L	L	L	L	L	L	L	L	L	L	L	L	L
H	All other combinations																H
L	Any Combination																Latched

DC CHARACTERISTICS

Item	Symbol	V _{CC} (V)	Test Conditions	T _a = 25°C			T _a = -40 ~ +85°C		Unit		
				min	typ	max	min	max			
Input Voltage	V _{IN}	2.0		1.5	—	—	1.5	—	V		
		4.5		3.15	—	—	3.15	—			
		6.0		4.2	—	—	4.2	—			
	V _{IL}	2.0		—	—	0.5	—	0.5	V		
		4.5		—	—	1.35	—	1.35			
		6.0		—	—	1.8	—	1.8			
Output Voltage	V _{OH}	2.0	V _{IN} = V _{IN} or V _{IL}	I _{OH} = -20μA	1.9	2.0	—	1.9	—	V	
		4.5			4.4	4.5	—	4.4	—		
		6.0			5.9	6.0	—	5.9	—		
		4.5		I _{OH} = -4mA	4.18	—	—	4.13	—		
		6.0			I _{OH} = -5.2mA	5.68	—	—	5.63		—
		6.0				5.63	—	—	5.63		—
	V _{OL}	2.0	V _{IN} = V _{IN} or V _{IL}	I _{OL} = 20μA	—	0.0	0.1	—	0.1	V	
		4.5			—	0.0	0.1	—	0.1		
		6.0			I _{OL} = 4mA	—	—	0.26	—		0.33
		4.5				I _{OL} = 5.2mA	—	—	0.26		—
6.0	—	—	0.26	—	0.33						
Input Current	I _{IN}	6.0	V _{IN} = V _{CC} or GND	—	—	±0.1	—	±1.0	μA		
Quiescent Supply Current	I _{CC}	6.0	V _{IN} = V _{CC} or GND, I _{IN} = 0μA	—	—	4.0	—	40	μA		

AC CHARACTERISTICS (C_L = 50pF, Input t_r = t_f = 6ns)

Item	Symbol	V _{CC} (V)	Test Conditions	T _a = 25°C			T _a = -40 ~ +85°C		Unit
				min	typ	max	min	max	
Propagation Delay Time	t _{PLH} t _{PHL}	2.0	P to Y	—	—	330	—	410	ns
		4.5		—	26	66	—	82	
		6.0		—	—	56	—	70	
	t _{PLH} t _{PHL}	2.0	A to Y	—	—	210	—	265	ns
		4.5		—	19	42	—	53	
		6.0		—	—	36	—	45	
	t _{PLH} t _{PHL}	2.0	C to Y	—	—	150	—	190	ns
		4.5		—	18	30	—	38	
		6.0		—	—	26	—	33	
Output Rise/Fall Time	t _{TLH} t _{TNL}	2.0		—	—	75	—	95	ns
		4.5		—	6	15	—	19	
		6.0		—	—	13	—	16	
Input Capacitance	C _{IN}	—		—	5	10	—	10	pF