

# T6A15

TENTATIVE DATA


## TFT-LCD GATE DRIVER

T6A15 is a Gate Driver LSI for driving TFT-LCD Panel, which achieves high voltage operation.

T6A15 enables to correspond to various driving types, since the voltage for driving TFT-LCD panel can be input from external and a threshold level of a control signal can be changed.

T6A15 realized high integration by using C-MOS technology.

- . TFT-LCD Gate Driver LSI.
- . TFT-LCD driving pins: 240 Outputs (pins).
- . High Voltage Operation : 30V (Max.)
- . It incorporates bidirectional Shift-Resistor.
- . It is easy to change panel drive voltage.
- . It is possible to change the threshold level of the control signal.
- . **Two or more T6A15 can be cascaded.**
- . TFT-LCD data driver (T6A14) can be used with T6A15.




Unit : mm

T6A15	LEAD PITCH	
	IN, I/O	OUT
(UB)	0.70	0.20

\* Refer to Packaging Outline Dimensions.

- . Please contact with TOSHIBA Agents for each Packaging Outline Dimensions.


BLOCK DIAGRAM



# T6A15

PIN FUNCTION

PIN CONFIGURATION



PIN DESCRIPTION

PIN NAME	I/O	FUNCTION									
DI/O DO/I	I/O	<p>Vertical Shift Data Input and Output Pin                      These pins are used to input and output a shift data.                      DI/O or DO/I changes as follows according to U/D pin.</p> <table border="1" data-bbox="448 453 895 569"> <thead> <tr> <th>U/D</th> <th>DI/O</th> <th>DO/I</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>Input</td> <td>Output</td> </tr> <tr> <td>L</td> <td>Output</td> <td>Input</td> </tr> </tbody> </table> <p>Input Pin                      It is a data to input into LSI synchronously to the rise of CPV and it is input in the first Shift-Resistor.</p> <p>Output Pin                      It outputs the data of the last Shift-Resistor synchronously to the fall of CPV. It is the input data of the next LSI in case of cascade connection.</p>	U/D	DI/O	DO/I	H	Input	Output	L	Output	Input
U/D	DI/O	DO/I									
H	Input	Output									
L	Output	Input									
U/D	I	<p>Transfer Direction Select Pin                      It defines a shift direction of Shift-Resistor. Data shift as shown below synchronously to the rise of CPV.</p> <p>U/D="H" : G1→G2→G3→G4→G5 ..... → G240                      U/D="L" : G240→G239→G238→G237 ... → G1</p> <p>This pin must be used "H" or "L" level in DC level.</p>									
CPV	I	<p>Vertical Shift Clcok                      It is a shift clock of Shift-Resistor. Data of Shift-Resistor shift synchronously to the rise of CPV.</p>									
OE1 OE2 OE3	I	<p>Output Enable Pin                      These pins control the output data of Output Pin (G1-G240)</p> <p>OE1-3="H" level : Outputs the voltage correspond to data of Shift-Resistor.</p> <p>OE1-3="L" level : Outputs the voltage of V<sub>OFF</sub> regardless of Shift-Resistor data.</p> <p>Output pins are controlled by these pins as shown.</p> <p>Pins controlled by OE1 : G1,G4,G7,G10,~G235,G238                      Pins controlled by OE2 : G2,G5,G8,G11,~G236,G239                      Pins controlled by OE3 : G3,G6,G9,G12,~G237,G240</p>									

# T6A15

PIN NAME	I/O	FUNCTION
REF1 REF2	I	<p>Reference Level Input Pin</p> <p>These pins set up various threshold voltage of Input Signals.</p> <p>Input pins defined by REF1 ... CPV, U/D, OE1~3</p> <p>Input pins defined by REF2 ... DI/O, DO/I (case of input)</p> <p>These pins must be force "H" or "L" level in DC level.</p>
VON1 VON2	I	<p>Analog Input Pin</p> <p>The voltage of these pins outputs to the Output Pins(G1~G240) as follows when a data of Shift-Resistor is "H" level.</p> <p>VON1 : G1,G3,G5,G7, ~ G237,G239 (odd number)</p> <p>VON2 : G2,G4,G6,G8, ~ G238,G240 (even number)</p> <p>There are two pins for each of VON1 and VON2, and same voltage must be input to same type pins.</p>
VOFF	I	<p>Analog Input Pin</p> <p>It outputs a voltage to output pin correspond to Shift-Resistor when a data of Shift-Resistor is "L" level, and it outputs the voltage regardless of shift-resistor data when OE1~3 are "L" level.</p>
G1~G240	O	TFT-LCD Panel Driving Pins
TST1 TST2 TST3	I	<p>Test Pin</p> <p>These pins must be open.</p>
VGG		<p>Power Supply Voltage</p> <p>It is a power supply pin of LSI. There are two VGG pins, and same voltage must be input.</p>
VEE		<p>Power Supply Voltage</p> <p>It is a power supply pin of LSI. There are two VEE pins, and same voltage must be input.</p>

## FUNCTIONAL DESCRIPTION

## . DEFINING A THRESHOLD VOLTAGE

## (1) Input mode

REF1 can define threshold voltages of CPV, U/D and OE1~3, and REF2 can define threshold voltages of DI/O and DO/I.

Therefore, the voltage of REF1 and REF2 must be in center of voltage from "H" level to "L" level.

## (2) Output mode

DI/O or DO/I outputs a voltage of  $V_{EE}$  or  $V_{GG}$  regardless of REF1 and REF2. In case of cascade connection, REF2(excepted for first LSI) must be input the threshold voltage from  $V_{EE}$  to  $V_{GG}$ .

cf.) Input Signals(excepted for REF1, REF2)

"H" level=5V "L" level=0V

Power supply voltages

$V_{GG}=20V$   $V_{EE}=-10V$

In these condition, the threshold of REF are as follows.

REF1	REF2	CONDITION
2.5V	2.5V	1. First LSI cascaded 2. Single LSI (Using a single of LSI)
2.5V	5.0V	From the Second LSI to the last one cascaded

## . OPERATION METHOD

## (1) Input mode

DI/O or DO/I (case of input data) is input into LSI synchronously to the rise of CPV and it is input in the first Shift-Resistor. The data decides analog voltages ( $V_{ON}$  or  $V_{OFF}$ ) which are output to TFT-LCD Panel driving pins(G1~G240).

## (2) Output mode

DI/O or DO/I(case of output data) outputs the data of the last Shift-Resistor synchronously to the fall of CPV.

When the data is "H" level, it outputs the voltage of  $V_{GG}$ . When it is "L" level, it outputs the voltage of  $V_{EE}$ .

The data of the Shift-Resistor is as follows:

U/D="H" level

DI/O → G1 → G2 → G3 → G4 → G5 → G6 → G7 → G8 → ... G240 → D0/I

U/D="L" level

DI/I → G240 → G239 → G238 → G237 → G236 → G235 → ... G1 → DI/O

## . TFT-LCD PANEL DRIVING PINS (G1~G240)

These pins are output analog voltages of VON1 or VON2 when the data of the Shift-Resistor are "H" level. These pins are output analog voltages of VOFF when the data are "L" level or OE1-3 is "L" level.

These pins is controlled by OE1-3 as shown.

OE1="L" level " G1,G4,G7,G10,...G238 These pins output the voltage of VOFF.

OE2="L" level " G2,G5,G8,G11,...G239 These pins output the voltage of VOFF.

OE3="L" level " G3,G6,G9,G12,...G240 These pins output the voltage of VOFF.

TIMING CHART





Fig. 1

# T6A15

## MAXIMUM RATINGS (V<sub>EE</sub>=0V)

ITEM	SYMBOL	TEST CONDITION	RATING	UNIT	NOTE
Supply Voltage	V <sub>GG</sub>		-0.3~35	V	
Reference Voltage	V <sub>R</sub>		-0.3~V <sub>GG</sub> +0.3	V	
Input Voltage	V <sub>IN</sub>		-0.3~V <sub>GG</sub> +0.3	V	
Analog Input Voltage	V <sub>IY</sub>		-0.3~V <sub>GG</sub> +0.3	V	
Storage Temperature	T <sub>stg</sub>		-55~125	°C	

## ELECTRICAL CHARACTERISTICS

### RECOMMENDED OPERATING CONDITIONS (V<sub>EE</sub>=0V)

ITEM	SYMBOL	TEST CONDITION	RATING	UNIT	NOTE
Operating Voltage	V <sub>GG</sub>		20~30	V	
Operating Temperature	T <sub>OP</sub>		-20~75	°C	
Operating Frequency	f <sub>CPV</sub>	V <sub>GG</sub> =30V	DC~100	kHz	
Output Load Capacitance	C <sub>L</sub>		500(MAX)	PF/PIN	
Analog Input Voltage	V <sub>IY</sub>		0~V <sub>GG</sub>	V	V <sub>ON1</sub> , V <sub>ON2</sub> , V <sub>OFF</sub>

## DC CHARACTERISTICS


(Unless otherwise specified, V<sub>GG</sub>=30V, V<sub>EE</sub>=0V, T<sub>a</sub>=-20~75°C)

ITEM	SYMBOL	TEST CONDITION	MIN.	MAX.	UNIT	APPLY PIN
Input "L" Level	V <sub>IL</sub>		0	V <sub>R</sub> -1.5	V	Logic Input
Input "H" Level	V <sub>IH</sub>		V <sub>R</sub> +1.5	V <sub>GG</sub>	V	Logic Input
Output "L" Level	V <sub>OL</sub>	I <sub>OL</sub> =0.6mA	0	0.3	V	DI/O, DO/I
Output "H" Level	V <sub>OH</sub>	I <sub>OH</sub> =-0.6mA	29.7	30	V	DI/O, DO/I
Reference Voltage	V <sub>R</sub>		2.5	22	V	REF1, REF2
Output Resistance	ROG		-	1.0	kΩ	G1~G240
	ΔROG	*1	-	±250	Ω	G1~G240
Input Leak Current	I <sub>IN</sub>		-1.0	1.0	μA	Logic Input
	I <sub>OZ</sub>		-5.0	5.0	μA	DI/O, DO/I
Current Consumption	I <sub>GG</sub>	f <sub>CPV</sub> =100kHz	-	4.0	mA	V <sub>GG</sub>

### Directions

\*1 In case of selecting same power supply (V<sub>ON1</sub> or V<sub>ON2</sub> or V<sub>OFF</sub>), it is the difference of Resistance in a chip.

AC CHARACTERISTICS



(Unless otherwise specified,  $V_{GG}=30V$ ,  $V_{EE}=0V$ , Rising and falling time=10ns)

ITEM	SYMBOL	TEST CONDITION	MIN.	MAX.	UNIT
Operating Frequency	$t_{CPV}$		10	-	$\mu s$
CPV Pulse Width "H"	$t_{CPVH}$		4	-	$\mu s$
CPV Pulse Width "L"	$t_{CPVL}$		4	-	$\mu s$
Data Set Up Time	$t_{sDI}$		1	-	$\mu s$
Data Hold Time	$t_{hDI}$		1	-	$\mu s$
OE Enable Time	$t_{WOE}$		1	-	$\mu s$
Output Delay Time 1	$t_{pdDO}$		-	1	$\mu s$
Output Delay Time 2	$t_{pdG}$		-	1	$\mu s$
Output Delay Time 3	$t_{pdOE}$		-	1	$\mu s$